Could anybody share the sequence to program the AD9361. I am using Xilinx SPARTAN-6 FPGA as base band processor can i get any default or tested register settings for FDD operation?
Please use API drivers provided on analog.com.
If you have tried using API drivers and have an issue please post your questions here.
Retrieving data ...