In the Evaluation Board ADCLK925BCPZ-WP is used to drive the DDS Clock.I checked the data sheet of ADCLK925BCPZ-WP. In Phase noise plot of Data Buffer Some spurious are there . Will it create problem in the Jitter ? . If yes Suggest me the best method of Driving the DDS with 3.5GHz Clock.