I have questions about input clock pin (53pin) of ADV7511W.
Is there any requirement of high interval time and low interval time of input CLK signal?
For example, what percent (%) of clk period should be high/low interval?
We assume 3.3V I/O. So please tell us the spec for 3.3V CLK signal.