Does anyone have schematic of recommeded design for interfacing several blackfins processors?
I want to design a board which each of the processors need to exchange 25bytes of data in real time system.
I am not sure about any reference designs out there, but 25 bytes of data in a real-time system could be handled by a number of perpherals. Did you have a preference as to which you'd prefer to use? You could use SPI, SPORT, UART, USB, EMAC, TWI, CAN, etc. And waht about boot requirements? Does each Blackfin have its own boot source, or is it a common source that all would boot from?
I prefer SPORT. Regarding Boot: Can 1 DSP boot the others via SPORT? Every board has different boot source/
I assume since you're posting on the forum that we can close this issue in private support.
SPORT is not a bootable peripheral in Blackfin. You may be able to set up a second-stage boot from SPORT using the boot from OTP memory available on BF52x and BF54x. Otherwise, SPI and TWI are bootable peripherals.
Retrieving data ...