can I connect SCLK0 and SCLK1 pins together in order to achieve higher SCLK for SDRAM? I'm using 512MB DIMM memory module and the clock line is rather long in layout. Currently the max. SCLK is 120 MHz and I'd like to achieve 133 MHz clock.
From Blackfin processor side the SCLK0 is supported up to 133 MHz anyway.
SCLK0 and SCLK1 are provided to reduce capacitive loading on SCLK0. SCLK1 also switches at same frequency as SCLK0.
Retrieving data ...