We are migrating from ADV7177 to ADV7393, and the SFL feature on the ADV7393 is not very clear to me. Can the SFL pin left floating? What are the recommendations for this pin? In our application the FPGA creates all the video signals. Is it required for this device to run with the SFL mode active?