AnsweredAssumed Answered

Question about Size of parallel nor flash of bf609

Question asked by HoJuly on Jul 2, 2013
Latest reply on Jul 2, 2013 by HoJuly

Hi!

    I build my u-boot use the default setting "make bf609-ezkit". The u-boot works OK when nor flash chip is "JS28F128" which size is 128MBit. To support large storge size, I change the the chip from "JS28F128" to "JS28F512".

    Burn the u-boot into new bf609 board using cmd:

cldp.exe -proc ADSP-BF609 -emu HPUSB

-ICE -driver bf609_pc28f128p33_dpia_digigrid.dxe -cmd info -cmd prog -erase affe

cted -format hex -file u-boot_ldr.hex -cmd compare -format hex -file u-boot_ldr.

hex -verbose

Target          SDU Blackfin Emulators/EZ-KIT Lites

Platform        ADSP-BF609 via HPUSB-ICE

Processor       ADSP-BF609

Driver          bf609_pc28f128p33_dpia_digigrid.dxe

Device

  DevCode       0x8964

  ManCode       0x89

  Description   Unknown

  DeviceCompany Unknown

Driver

  BuildDate     May  9 2013

  DrvVersion    1.00.0

  Title         ADSP-BF609 EZ-Board

Program         u-boot_ldr.hex

................................................... done

Compare to      u-boot_ldr.hex

.................................................... done

 

But when boot the u-boot from nor flash, it says:

U-Boot 2012.07-rc2 (ADI-2012R2) (Jul 02 2013 - 16:42:35)

CPU:   ADSP bf609-0.0 (Detected Rev: 0.0) (parallel flash boot)
Board: ADI BF609 EZ-Kit board
       Support: http://blackfin.uclinux.org/
Clock: VCO: 500 MHz, Core: 500 MHz, System0: 125 MHz, System1: 125 MHz, Dclk: 250 MHz
RAM:   104 MiB
Flash: DCPLB exception outside of memory map at 0xb1000000

 

Ack! Something bad happened to the Blackfin!

SEQUENCER STATUS:
SEQSTAT: 00000026  IPEND: 2832  SYSCFG: 0001
  HWERRCAUSE: 0x0: undef
  EXCAUSE   : 0x26: dcplb miss
  physical IVG11 asserted : <0x06740500> { _evt_default + 0x0 }
  physical IVG13 asserted : <0x06740500> { _evt_default + 0x0 }
RETE: <0xe1bfc60d> { ___ashldi3 + 0xdb499d59 }
RETN: <0x066bfe90> /* unknown address */
RETX: <0x067517a2> { ___flash_read16 + 0xa }
RETS: <0x067519d8> { _flash_isset + 0x68 }
RETI: <0x067400e4> { _start + 0xe4 }
DCPLB_FAULT_ADDR: <0xb1000004> { ___ashldi3 + 0xaa89d750 }
ICPLB_FAULT_ADDR: <0x067517a2> { ___flash_read16 + 0xa }

 

The same file u-boot_ldr.hex works ok if flash chip is JS28F128.

Outcomes