I have an edge sensitive interrupt configured.
In the ISR the coresponding bit in the FIOx_FLAG_C register is set to clear the latched interrupt flag.
After this step the coresponding bit in FIOx_FLAG_D will be cleard. So it is not possible to read the right level from the pin.
With best Regards