What is the output state of video pixel bus and control signals when reset is asserted?: P0-P19, HS, VS, FIELD/DE, LLC1, SFL, INT. Are they tri-stated or set all low/high?
Actually-- what happens during reset is this:
I believe they tri-state/float during reset but I'll check.
Thank you Dave
Retrieving data ...