AnsweredAssumed Answered

JESD204A & B ip Core for Xilinx FPGA

Question asked by br500 on Apr 17, 2013
Latest reply on Apr 23, 2013 by rejeesh

Does ADI provide the VHDL/Verilog(Source) code for the ip needed to interface with JESD204x ADI ADC converters? Thanks for your support.

Outcomes