AnsweredAssumed Answered

How to calculate the lock in time of internal PLL of CT ∑Δ ADC?

Question asked by bumblebee41 on Mar 12, 2013
Latest reply on Mar 18, 2013 by PMH

I was wondering if what should be the typical lock in time for PLL if it'd be integrated to CT ∑Δ? I've seen the datasheet of AD9261 but, it didn't contain any info about the locking time of PLL, but just the output frequency which is 640 MHz, and the input frequency which is 10MHz. Please help.