I would like to know how fast we can toogle the GPIOs on the Eval-SDP-CB1Z. Is it possible to run it over 6MHz?
Refer Performance/throughput section in General Purpose chapter of Hardware Reference Manual,
It is mentioned that, "The PFx, PGx, and PHxpins are synchronized to the system clock (SCLK). When configured as outputs, the GPIOs can transition at every other SCLK cycle".
So, that is the max speed expected.
However, as you know, write to system MMR takes 2 SCLK cycles latencies. So, if you are toggling the GPIO by writting to GPIO MMR (say PORTxIO_TOGGLE register), then you might see slightly less throughput.
Here are some of the numbers provide by a colleague:
Hope it helps.
Retrieving data ...