page 28 of the AD7328's datasheet states the following:
"To complete the conversion and access the conversion result 16 serial clock cycles are required. At the end of the conversion, CS can idle either High or low until the next conversion."
Does this mean the chip select can be kept low during multiple conversions?
If not, does Analog Devices have an ADC that allows the chip select to stay low during multiple conversions?