I need an ultra low skew clock distribution scheme :
1 to 36 @300MHz
clock skew between any 2 clock paths : < 20 ps
I checked some parts form ADI, and found that the propagation delay between varies too much from path to path.
Could somebody give me a suggestion?