AnsweredAssumed Answered

Regarding AD7626 Echoed-Clock Interface Mode Timing Diagram

Question asked by rmshibu on May 18, 2012
Latest reply on May 21, 2012 by rmshibu

For ad7626 in the echoed clock interface if we give clocks (CLK) more than 16 what will happen?

Will it affect next conversion output?

Eg: If I give 17 clocks will output of next conversion starts with MSB-1 at D15.

What will be the output for clocks after 16th clock.

Eg: : If I give 17 clocks will 17th clock generates additional DCO and additional D.