I've two DSPs in my system. I understood that ,based on the priority, processors will access the flash memory for EPROM Boot. The BR7-0 pins take care of the bus arbitration. What will happen if the Master DSP continuously requires the bus to access the FLASH even after loading the bootloader? In such case slave DSP will not be programmed ?