I am configuring SHARC SPORT in TDM mode and the SPORT is running of an external clock and Frame Sync. The Frame Sync is a 50% duty cycle clock as the ADC I am interfacing the SHARC with allows only a 50% duty cycle LRCLK. Every time I run my code I see data shift in SPORT transfers. The data shift is not always same. Any idea why this is happening?