AnsweredAssumed Answered

I/O DMA while debugging

Question asked by DivyaS Employee on Apr 12, 2009
Latest reply on Apr 12, 2009 by DivyaS

I am transferring data into a SHARC at about 20 KHz from an ADC using a SPORT and running a chained DMA with a count of 200. If I set a breakpoint in the DMA's ISR, I don't see a count of zero. In fact, by the time he reaches the breakpoint, a few additional chained buffers have been transferred by the DMA. Is this correct behavior?