AnsweredAssumed Answered

SPORT not sending Frame Sync (FS) on the DAI pin of SHARC AD21479.

Question asked by khal on Jan 24, 2012
Latest reply on Jan 31, 2012 by Mitesh

Hi,

I have set up my SPORT0 and SPORT1 of SHARC 21479 as follows:

/******************************************/

#include <def21469.h>

.global InitSPORT0;
.global InitSPORT1;


.section/pm seg_pmco;
InitSPORT1:
r0 = 0;
dm(SPCTL1) = r0;

r0 = 0x200000;
dm(DIV1) = r0;

r0 =  FSR   // Frame Sync required
    | IFS  // Internally generated Frame Sync
    | CKRE  // Clock data on rising edge
    | LFS  // Low active Frame Sync
    | LAFS  // Late Frame Sync
    | ICLK   // Internally generated clock
    | SPTRAN // Transmit mode
    | SLEN16  // Word length
    | SPEN_A // Enable channel A
    | SPEN_B; // Enable channel B
dm(SPCTL1) = r0;


InitSPORT1.end: rts;

InitSPORT0:
r0 = 0;
dm(SPCTL0) = r0;

r0 = 0x200000;
dm(DIV0) = r0;

r0 =  FSR   // Frame Sync required
    | IFS  // Internally generated Frame Sync
    | CKRE  // Clock data on rising edge
    | LFS  // Low active Frame Sync
    | LAFS  // Late Frame Sync
    | ICLK   // Internally generated clock
    | SLEN16  // Word length
    | SPEN_A // Enable channel A
    | SPEN_B; // Enable channel A

  dm(SPCTL0) = r0;
InitSPORT0.end: rts;

/***************************************************/

 

The SRU by default routes the SPORT0_DA, SPORT0_DB, SPORT0_CLK and SPORT0_FS to DAI pins 1, 2, 3 and 4 respectively, while SPORT1 paths are connected to DAI pins 5, 6, 7 and 8 respectively.

 

When I probe these pins I can only see the CLK of SPORT0 and SPORT1 and could not see any FS from either SPORT. Do not why this is hapeening? Do you have code that sets up the SPORT for external ADC/DACs?

 

Regards

Khal

Outcomes