AnsweredAssumed Answered

AD9956  CLK

Question asked by cuizx on Jun 29, 2018

I want use FPGA  3.3V LVTTL IO(DDS_CLK) to Provide clk   for AD9956     as   below  ,is it right?  thanks

Outcomes