I have added verilog code and tried to compiled but got error saying DRC violation. But I exported it to Hardware and made a Hardware configuration file. The code is not compiled but Target Hardware configuration file is been generated. If im not wrong, the hardware configuration file doesnt work properly if bitfile is not able to generate. Am I correct in this case?
Firstly adding all files manually is ok for generating HDL ref design bitfile and hardware configuration file???