I need to know how many clock cycles (Fdac) are required to present a sample input (Digital) to the output (Analog RF).
I can calculate this value based on the configuration ?
Thanks very much.
Please check the FAQ section for High Speed DACs for the answer to this question:
I got your information very helpful. When the document was written? He could not find him first.
Thnaks very much.
Retrieving data ...