AnsweredAssumed Answered

vlnv error in building hdl ref design

Question asked by Mahesh04 on May 29, 2018
Latest reply on Jul 24, 2018 by che.ashokreddy

I build hdl ref design for AD9361 from hdl library and fmcomms2 project. I got following errors. I searched in web but didnt get any answer..

 

 

 

WARNING: [Coretcl 2-175] No Catalog IPs found
ERROR: [BD 41-74] Exec TCL: Please specify VLNV when creating IP cell axi_ad9361
ERROR: [BD 5-7] Error: running create_bd_cell.
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.

while executing
"create_bd_cell -type ip -vlnv [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""] ${i_name}"
(procedure "ad_ip_instance" line 3)
invoked from within
"ad_ip_instance axi_ad9361 axi_ad9361"
(file "../common/fmcomms2_bd.tcl" line 29)

while executing
"source ../common/fmcomms2_bd.tcl"
(file "system_bd.tcl" line 3)

while executing
"source system_bd.tcl"
(procedure "adi_project_xilinx" line 97)
invoked from within
"adi_project_xilinx fmcomms2_kc705"
(file "./system_project.tcl" line 6)
save_bd_design
Wrote : <I:/Maheshfiles/VHDLfiles/hdlmaster/projects/fmcomms2/kc705/fmcomms2_kc705.srcs/sources_1/bd/system/system.bd>
current_project axi_ad9361
launch_runs synth_1
[Tue May 29 16:25:46 2018] Launched synth_1...
Run output will be captured here: I:/Maheshfiles/VHDLfiles/hdlmaster/library/axi_ad9361/axi_ad9361.runs/synth_1/runme.log
current_project fmcomms2_kc705
open_bd_design {I:/Maheshfiles/VHDLfiles/hdlmaster/projects/fmcomms2/kc705/fmcomms2_kc705.srcs/sources_1/bd/system/system.bd}
current_project axi_ad9361
current_project fmcomms2_kc705

Outcomes