I observe the output of the AD8465 signal range from 0 to 2.5V. This is more than written in the datasheet for LVDS output.
What is the reason for such a large signal?
Power supply + 5V
The question is closed. I forgot to include the termination in the FPGA.
Retrieving data ...