I am new to FPGAs and I wonder why the HDL design for AD-FMCDAQ2-EBZ includes two SPI interfaces routed out of the system diagram and then only one SPI is used to be routed to physical pins. Any specific reason for that?
Just one SPI is connected to physical ports. You see two SPI interfaces, simply because all our base designs have two SPIs.
Retrieving data ...