AnsweredAssumed Answered

Why AD9739a cannot generate signal in cyclic mode

Question asked by spectrum9000 on May 11, 2018

Hi,

 

What my goal is to create a signal at 2.5 GSPS in cyclic mode with the AD9739a and Xilinx ZC706 in no-os setup. I followed the steps for no-os repository in github and managed to create a DDS signal successfully. Then, I tried to change the code for the DMA configuration. I imported the files given below to the project and called dac_buffer_load and dmac_start_transaction functions to generate a signal defined in look up table. However, no matter which mode it is (cyclic or tlast), the signal is always generated once. Is there any thing I am doing wrong here? You can find my main file attached here.

 

no-OS/common_drivers/dac_buffer at 2017_R1 · analogdevicesinc/no-OS · GitHub 

no-OS/common_drivers/dmac_core at 2017_R1 · analogdevicesinc/no-OS · GitHub 

 

Thank is in advance. Regards,

Attachments

Outcomes