AnsweredAssumed Answered

AD9164 Frame clock not completely syncing

Question asked by CaseyM on May 4, 2018
Latest reply on May 22, 2018 by saberbf

 Using Subclass 0 getting 6 out of 8 lanes connected after checking through x471 register using a Zynq MPSOC+ board

Outcomes