Now we are evaluating ADSP-21489+AD1939 solution based on the EVB board, we want to learn,
can AD1939 get 8k sample rate if if use DSP internal PCG and SRC woking with TDM mode? Sorry we fail to find answer in the datasheet.
I am the support person for the AD1939. So I can help you with that part of this but someone else will have to help you with how to make the DSP send out the proper frequencies.
The codec can operate at 8kHz fs but the PLL is not capable of operating at that low of a frequency. So you must direct clock the part by bypassing the PLL and clocking the ADC and the DAC directly from the MCLKI pin. There are register settings to do this.
Then the masterclock MUST be 512 x fs when direct clocking. So the master clock must be 4.096MHz to run at 8kHz. The bit clock and the LRCLK must be synchronous to the master clock. In other words they must be divided down from the master clock so that there are exactly the correct number of master clock cycles per frame. (512)
Thank you for the support.
We will also wait for the advice from DSP Specialist.
suppose i should @Jithul_Janardhanan
As DaveThib stated correctly, in order to use the AD193x at lower than the standard frequency window of 32 kHz – 192 kHz, an MCLK of 512 x Fs must be provided at the MCLKI port. In addition, the ADC and DAC clock source bitfields must be set to MCLK, instead of the default PLL. So you may have to use an oscillator of 4.096MHz than the default 12.288MHz (U12) on the Ez-board.
Apologies for the delay. Yes, the PCG can be used to generate 8KHz frame sync output. Using SRU routing it can be routed to any of the DAI pins and can be probed.
Also, you would find the following discussion https://ez.analog.com/message/38539?commentID=38539#comment-38539 to be useful.
Thank you so much for your attention and advice, we will study it carefully.
Retrieving data ...