AnsweredAssumed Answered

The problem of ad9371 Evaluation board

Question asked by xia0912 on Mar 26, 2018
Latest reply on Apr 5, 2018 by Vinod

I'm Debugging the ADRV9371-W & ZC706 evaluation board, when I use the boot.bin in the SD card provided by the evaluation board, I can see received sample data from evaluation board,and transmit signal from tx port.
then I want to develop 9371 by no-os, I download the no-os arm source code of the AD9371 evaluation board from GitHub,

no-OS/ad9371/sw at master · analogdevicesinc/no-OS · GitHub 

and the source code of the HDL file,

GitHub - analogdevicesinc/hdl: HDL libraries and projects 

,regenerate the FPGA project in vivado16.4. runs arm program , I can see that the information printed on the debug uart port as follows:

Please wait...

RX_XCVR initialization OK

TX_XCVR initialization OK

RX_OS_XCVR initialization OK

MCS successful

CLKPLL locked

AD9371 ARM version 5.1.1

PLLs locked

Calibrations completed successfully

RxFramerStatus = 0x0

OrxFramerStatus = 0x0

DeframerStatus = 0x21

dac_setup dac core initialized (122 MHz).

adc_setup adc core initialized (123 MHz).

Done

 

But there is no capture data,

I add some debug probe in the FPGA, view high-speed serial and output data (that is, uilt_ad9371_xcvr module, rx0~rx3 output port ), if this port is correct ,the AD9371 should output the CGS data when the SYNC signal is pulled low, , but it's not,the data as follows

is there any problem on my operation?why the code can not work correctly?

Outcomes