I'm working on ADRV9361-Z7035, could'nt get the stack up details with thickness of each layer done for impedance matching. The information available is attached, Kindly provide details for the stack up and substrate used.
Moved to FPGA reference designs.
Impedance matching for which signals?
Retrieving data ...