For ADSP-TS101S, it seems cclk is not stable and sometimes the chip fail to start. I doubt about the poor power design leading to unstable internal clock. I want to have a way to monitor internal clock directly.
You may not have a direct way to monitor the CCLK here. Please refer the below application note for any additional tips on hardware debugging:
Retrieving data ...