Could you explain, how to determine delay from SYSREF rising edge to analog output signal appearance for AD9172?
Can you clarify little bit your question? it seems two separate things. SYSREF signal is for resetting clock and NCO. how long it takes is mode dependent.
The pipeline delay from SERDES to analog output is in the datasheet.
Retrieving data ...