ADT7320 clock normally low OK?

Data sheet shows CLK high when  /CS is not asserted to its active low state. Is it OK to have clock normally low, then tick through the 24 pulses, then leave clock low?