Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
    • EngineerZone Spotlight
    • The Engineering Mind
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • Amplifiers
    • Analog Microcontrollers
    • Audio
    • Clock and Timing
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power By Linear
    • Processors and DSP
    • Reference Circuits
    • RF and Microwave
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • My EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
Switches/Multiplexers
Switches/Multiplexers
Documents General Switch/Mux FAQ
  • Q&A
  • Documents
  • File Uploads
  • Video/Images
  • Tags
  • Managers
  • More
  • Cancel
  • New
Switches/Multiplexers requires membership for participation - click to join
  • +Documents
  • 1. Thermal Resistance Junction to Board (Theta JB): 2. Thermal Resistance Junction to Case (Theta JC):
  • 3.3V VL logic supply for ADG2128
  • AD8152 EVB
  • AD8152: Connection of DC inputs
  • AD8152: used as a DVI switch
  • AD8152_switch HDMI signals
  • AD8156: Can I drive AD8156 from LVDS and LVCMOS sources?
  • AD8156: multiplexer and OOB feature
  • AD8159: Layout
  • ADG1204: Connecting the exposed paddle to Vss
  • ADG1204: Optimal impedance level
  • ADG1204: What is the optimal impedance level for source and load to apply?
  • ADG1219: Spice modell to simulate the charge injection?
  • ADG1219: Supply voltage
  • ADG1236: Charge injection
  • ADG1409: ADG1409: Process technology / MTBF
  • ADG1434: IBIS model
  • ADG1436_leakage current
  • ADG1604 DC "Off resistance"
  • ADG1612: Minimum supply voltage
  • ADG2128 Output stage ( Hi, Lo, Hi Z) of the I/O when the switch is off
  • ADG3247:  Hotswapping
  • ADG3248: number of logic gates transistors used
  • ADG3300: Can I work with VCCA = VCCY?
  • ADG3304: Is this device compatible with I2C?
  • ADG3304: used as I2C level shifter
  • ADG3304_power up sequence
  • ADG3304_protection method
  • ADG3308 and indeterminate i/p o/p state's interface  query
  • ADG3308 bidirectional, setting the direction
  • ADG3308: Design queries
  • ADG330x unused inputs
  • ADG330x: devices is heating up - what is the reason
  • ADG333A switching frequency / bandwidth information?
  • ADG333A_Status_WhenInputFloat
  • ADG406: Unpowered usage
  • ADG409: Minimum power supply
  • ADG411: is ist possible to worf with a 3V Logic Level?
  • ADG411: logic threshold voltage over digital supply.
  • ADG412: Lower voltage supplies than specified
  • ADG419: supply voltage
  • ADG426_leakage data at 60C
  • ADG428:  Descrepancy between maximum operating temperature in selection tool and web page order guide
  • ADG438F: Bidirectional or unidirectional
  • ADG442: low logic level clamped to about -1V.
  • ADG451: Latch up
  • ADG451BR: Spectral Noise Density
  • ADG452: GND connections
  • ADG452: VL = 15V possible not not recommendable
  • ADG453: Perfomance from +/- 15 V power supply
  • ADG453: Power Up Sequence
  • ADG467: Fault free input range
  • ADG506: Overvoltage on the input
  • ADG506: Pin connection
  • ADG508 ADG509_digital control voltage range
  • ADG508A: Enquiry for product specification
  • ADG508AKN: Robustness
  • ADG508_thetaJC and maximumTJ
  • ADG5208: THD specifications missing at the ADG520x family
  • ADG5404, ADG1406, ADG442: case temperature:
  • ADG5436_unbalance power supply
  • ADG54xx Latch-up immune switches and multiplexers FAQ
  • ADG601: Digital input from a FET
  • ADG621_spec for 3.3v supply
  • ADG623: ESD Lavel for the AGD623
  • ADG659: Supply voltage
  • ADG701: Noise
  • ADG706: +/- 5V supplies
  • ADG706: Grounding
  • ADG706: Working as a demultiplexer
  • ADG708: Multiplexing 3V3 logic signals
  • ADG709: Life time
  • ADG712: overvoltage protection
  • ADG715 Operation with VDD=VSS=0V
  • ADG728: Input and output current for safe operation
  • ADG732 LFCSP exposed Pad
  • ADG733: Noise specification
  • ADG734 in audio application
  • ADG734: Usage without supplies
  • ADG788: ESD rating
  • ADG788: How much ESD can the ADG788 take?
  • ADG801_parallel multiple switch to reduce Ron
  • ADG804: Maximum voltage
  • ADG819BRM's branding is "SBC" although in the datasheet states "SNB".
  • ADG819_switching current
  • ADG884 Overvoltage
  • ADG884: Bandwidth simulation
  • ADG901: Max current
  • ADG936_About the insertion loss between DC to 50MHz
  • ADGS1412 FAQ
  • ADN4600 Design Support Files
  • ADN4604 Design Support Files
  • ADN4605 Design Support Files
  • ADN4612 Design Support Files
  • ADV3200_3201 Design Support Files
  • ADV3202_3203 Design Support Files
  • ADV3224_3225 Design Support Files
  • ADV3226_ADV3227 Design Support Files
  • ADV3228_3229 Design Support Files
  • Are Latch-up immune parts over-voltage fault protected?
  • Are these parts pin-pin compatible with existing parts?
  • Can I leave the exposed pad floating?
  • Can other channels really continue to operate as normal when another channel is in fault?
  • Can the ADG333 be powered from a single 24V supply?
  • Can the ADG452 be powered from a single 24V supply and 3.3V digital supply?
  • Can you explain Power-Off protection and its benefits?
  • Charge Injection
  • confusing redundant temperature spec info in datasheet
  • Cross talk when using ADG490 to mux thermocoules
  • Datasheet for SW01,SW02,SW03,SW04
  • Do you specify switch Off Resistance?
  • EVAL-ADG2128EBZ: What type of cable can I use to connect the board to my signal generator?
  • FAQ: ADG52xxF
  • FAQ: ADG5401F
  • FAQ: ADG54xx
  • FAQ: ADG54xxF
  • FAQ: Digital Crosspoint Switch Frequently Asked Questions
  • FIT reliablity data
  • General Switch/Mux FAQ
  • How do CMOS switch logic control voltage levels affect Idd?
  • How do the fault diagnostics work?
  • How should I manage unused or Not Connected pins?
  • I like the robustness of these parts to PSS issues and the good ESD performance but my application needs lower capacitance and good leakage performance.
  • Is it okay to connect the ADG1611BRUZ's and ADG1436YCPZ's Exposed Pad to Gnd?
  • Latch-up and how are these parts immune to it?
  • MAX14763ETA+ alternative
  • Maximum Pass Voltage on the ADG324x bus switches
  • MEMS Switch Technology FAQ's
  • Multiplexer Settling Time
  • Multiplexor and switch noise specifications
  • Power Supply sequencing requirements for ADG451, ADG452, ADG453
  • Radiation hardened/Space qualified parts
  • Replacement for ADG201ATQ
  • SPICE model not working with Altium Designer
  • Stencil opening for AD8158ACPZ
  • SW06: State of the switch when unpowered
  • Switch & Multiplexer Leakage Measurement Reduction Tutorial
  • Switches and Multiplexers Break-Before-Make Timing Considerations
  • Switches and Multiplexes Support Community
  • The ADG5248F offers �55V over-voltage protection.  What are the keys things I need to      understand about this Over-voltage protected switch compared to using a standard switch in      my application
  • These parts are good, but I need lower on resistance at �15V. Do you have any compatible parts?
  • Theta JA(Junction to Ambient Temperature) and Theta JC (Junction to case Temperature)
  • What are suitable applications for these parts?
  • What are the key benefits of these fault protected switches?
  • What are the system benefits of fault diagnostics?
  • What are the system benefits of overvoltage fault protection with secondary supplies?
  • What happens to the output during an over-voltage event?
  • What if I need to protect my device or downstream circuits against over-voltages?
  • What is the ESD rating of these devices and what is the benefit of the rating?
  • What is the minimum voltage that can be used with these parts?
  • What is the recommended supply sequence?
  • What is the role of the Control Echo Enable bit?
  • What will be the recovery time when switching from a channel in fault to a channel not in      fault?

General Switch/Mux FAQ

Link to Switch and Multiplexer basics

The tutorial at the link below provides valuable information on the basic of switches and multiplexers such as:

  • CMOS Switch Basics
  • Error Sources in the basic CMOS Switch
    • Current Leakage
    • Off Isolation/Crosstalk
    • Charge Injection
    • Settling Time
  • Switch application examples
  • High Frequency Switches
  • Parasitic Latchup in CMOS Switches and Muxes
    • Latch-up protection schemes

http://www.analog.com/static/imported-files/tutorials/MT-088.pdf

 

What do the Pin Cap terms mean and how do I calculate the capacitance between source and drain?

Pin capacitance is specified by Cs(off), which is the source capacitance when the switch channel is not present, Cd(off), which is the drain capacitance when the switch channel is not present, Cin which is the capacitance of the digital interface pins. Cd, Cs (on) is the on capacitance of the switch when the channel is present (switch is in the on state). To calculate an approximate value for the capacitance of the channel subtract (Cs(off)+ Cd(off)) from Cd, Cs (on).

To measure pin capacitance it is important to note that any PCB or trace used in the measurement will have its own inherent capacitance which must be subtracted to get the value of the capacitance due to the switch/multiplexer. Other circuitry attached to the pins will also contribute to the capacitance and should be removed also.

How to apply a DC bias to the ADG9xx

See attachment


What are the switch and multiplexer design considerations for hostile environments (exceeding absolute max ratings)?

Care must always be taken by the user to ensure the absolute maximum ratings for each part are not exceeded. For a description of hostile environments and possible ways to mitigate their effects see

http://www.analog.com/library/analogdialogue/archives/45-05/switch_mux.pdf

It is always the responsibility of the user to ensure any transient reduction scheme is suitable for the part being used.

Are IBIS/SPICE Models available?

The IBIS and Spice models available for ADI parts can be found at:

http://www.analog.com/en/tools-software-simulation-models/resources/index.html

Or if available on the products webpage.

What should the exposed paddles on LFCSP parts be connected to? Are there any special considerations for using LFCSP packages?

If a package has an exposed paddle it should be tied to the lowest potential the part will be operated with or according to the specifications in the datasheet. Should it be connected to any other potential the part may operate but could suffer performance degradation over the lifetime of the part.

Other considerations for LFCSP packages can be found at the link below.

http://www.analog.com/static/imported-files/application_notes/AN-1024.pdf

What is the noise contribution of CMOS switches?

Most CMOS switches do not contain any noise sources such as clocks and as such can be modeled as resistors in noise calculations. The voltage noise from a MOSFET switch will be predominantly thermal (Johnson) and flicker (1/f).  The thermal noise is due to the channel resistance.  With regards flicker noise you can expect the broadband noise to be very small.

You can make a good approximation of high frequency noise (above the corner frequency) from the Johnson noise equation:


En = sqrt(4kbTR) [V/sqrtHz]


Just to note that current noise in MOSFETs is extremely small.

How to reconfigure certain muxes to change from a SPST to SPDT?

Using configurations such as single pole single throw (SPST) switches other multiplexer configurations can be devised using connections on the PCB. For example a quad SPST can be changed into a 4 to 1 multiplexer by connecting the drains of the SPST together. Other configurations are also possible. It should be noted that the specifications for the new configuration will be additions of the single throw specs and any extra loss associated with the PCB routing.

How do I calculate settling time of the switch/mux in my system?

Settling time is not specified on ADI switches and multiplexers as it is a complicated measurement due to its susceptibility to the load conditions. Switching times are specified and so using these in conjunction with the application load information settling time can be calculated. For further information please see the tutorial at the link below.

http://www.analog.com/static/imported-files/application_notes/AN-1024.pdf

How should I manage unconnected pins?

If pins are unused they should still be connected to a known value. For digital pins all pins should be connected as if they are left to float the part may not behave as described in the data sheet. All source and drain pins should also be connected to a known state as if these pins float to particular voltages the protection diodes may reverse bias causing unwanted current to flow which may be harmful to the part over time. Only pins marked no connect (NC) may be allowed to float.

Attachments:
ApplyingDCbiastoADG9xx.pdf
  • dc_bias
  • spice_models_availability
  • switch_multiplexer_basics
  • pin_capacitance
  • settling_time
  • unconnected_pins
  • absolute_max_ratings
  • exposed_paddles_lfcsp
  • noise_contribution_switches
  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2021 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2021 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2021 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2021 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.