Q
not sure what happens if both the input and output are in indeterminate
states. can you advise
A
We advise and use the En pin as the control to disable the ADG during
FPGA interafce startup. or use a pull-up on either side of the ADG to maintain
logic
level at one side.