Locale Icon
English
  • Forums

    Popular Forums

    • LTspice
    • Video
    • Power Management
    • RF & Microwave
    • Precision ADCs
    • FPGA Reference Designs

    Product Forums

    • Amplifiers
    • Clocks & Timers
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Power Management
    • Processors & DSP
    • Processors & Microcontrollers
    • Switches & Multiplexers
    • Sensors
    • Voltage References
    View All

    Application Forums

    • A2B Audio Bus
    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools & Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Precision Studio
    • Power Studio Designer
    • Power Studio Planner
    • Reference Designs
    • Robot Operating System (ROS) SDK
    • Signal Chain Designer
    • Software Interface Tools
  • Learn

    Highlighted Webinar

    Revolutionizing Flow Cytometry: 20-Bit Precision Signal Chain

    In this webinar, we will reassess the design of electronics for Flow Cytometry applications. In the past, 20-bit, 40 MSPS analog-to-digital converters...

    Places

    • ADI Academy
    • ADI Webinars
    • EZ Blogs
    • Video Annex
    • Virtual Classroom

    Libraries

    • 3D ToF Depth Sensing Library
    • Continuous-Wave CMOS Time of Flight (TOF) Library
    • Embedded Vision Sensing Library
    • Gigabit Multimedia Serial Link (GMSL) Library
    • Optical Sensing Library
    • Other Products Library
    • Precision Technology Signal Chains Library
    • Software Modules and SDKs Library
    • Supervisory Circuits Library
    • Wireless Sensor Networks Library

    Upcoming Learning & Events

    • COTS SoMs & Phased Array Solutions for Rapid RF Subsystem Integration
    • LEO Satcom: Application of RF, Mixed-Signal, & Beamforming ICs
    • 3 Real World Methods to Make Your Power Supply More Intelligent
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quiz AQQ300 about Divisibility by 6

      1. Quote of the month: " Friendship is like money - easier made than kept " - Samuel Butler 2. New quiz AQQ300 about a divisibility by 6 puzzle ...

    View All

    What's Brewing

      Read a Blog, Take this Quiz for Another Chance to Win a Gift Card!

      Important: Read the blog first . The quiz questions are all based on the content of the blog: Taming the AI Power Storm: Part 2 of 3 Test your...

    View All

    Places

    • Community Help
    • Analog Dialogue Quiz
    • Logic Lounge
    • Super User Program

    Resources

    • EZ Code of Conduct
    • EZ How To Help Articles
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • ContentZone

    Visit ContentZone

    Search content by industry or technology.
    • Blogs
    • Technical Articles
    • Tutorials
    • Videos
    • Webinars
    Your ADI content all in one place.
    View ContentZone

    The Latest Read

    Clock Tree Design and Why “PLL Locked” Is Not Enough

    In high-performance RF systems, clocking architecture is a foundational element that directly governs signal integrity, synchronization, and overall system...

    New Release

    Signal Chain Designer: DC Error Simulation
    Signal Chain Designer: DC Error Simulation

    This video covers the DC error calculation capabilities of Signal Chain Designer. DC error is unique in that often requires calibration and has so many...

    Recent Technical Insights

    Latest Technical Article from Analog.com
    Improving Industrial Functional Safety Compliance with High Performance Supervisory CircuitsPart 5: Sequencers Eliminate Systematic Failures

    This article shifts focus from managing the quantitative metrics of functional safety toward mastering the qualitative yet equally critical challenge:...

EngineerZone
EngineerZone
Switches & Multiplexers
  • Log In
  • User
  • Site
  • Search
OR
Ask a Question
Switches & Multiplexers
Switches & Multiplexers
Documents ADGS1412: FAQ
  • Q&A
  • FAQs/ Docs
  • Members
  • Tags
  • Cancel
  • +Documents
  • 1. Thermal Resistance Junction to Board (Theta JB): 2. Thermal Resistance Junction to Case (Theta JC):
  • +AD75019: FAQ
  • +AD8108: FAQ
  • +AD8111: FAQ
  • +AD8112: FAQ
  • +AD8113: FAQ
  • +AD8114: FAQ
  • +AD8117: FAQ
  • +AD8152 EVB: FAQ
  • +AD8156: FAQ
  • +AD8158ACPZ: FAQ
  • +AD8159: FAQ
  • +AD8174: FAQ
  • +AD8177: FAQ
  • +AD8185: FAQ
  • +AD8192: FAQ
  • +ADG1204: FAQ
  • +ADG1207: FAQ
  • adg1212: FAQ
  • +ADG1219: FAQ
  • +ADG1236: FAQ
  • +adg1404: FAQ
  • +ADG1409: FAQ
  • +ADG1421: FAQ
  • +ADG1434: FAQ
  • +ADG1436: FAQ
  • +ADG1604: FAQ
  • +ADG1606: FAQ
  • adg1608: FAQ
  • adg1611: FAQ
  • +ADG1612: FAQ
  • +adg201: FAQ
  • +ADG201ATQ: FAQ
  • +ADG2128: FAQ
  • +ADG3123: FAQ
  • +ADG3247: FAQ
  • +ADG3248: FAQ
  • +ADG324x: FAQ
  • +ADG3300: FAQ
  • +ADG3304: FAQ
  • +ADG3308: FAQ
  • +ADG330x: FAQ
  • +ADG333A: FAQ
  • +ADG406: FAQ
  • +ADG408: FAQ
  • +ADG409: FAQ
  • +ADG411: FAQ
  • +ADG412: FAQ
  • +ADG419: FAQ
  • +ADG426: FAQ
  • +ADG428: FAQ
  • +ADG438F: FAQ
  • +ADG442: FAQ
  • ADG451: FAQ
  • +ADG451BR: FAQ
  • +ADG452: FAQ
  • +ADG453: FAQ
  • +ADG4612: FAQ
  • +ADG465: FAQ
  • +ADG467: FAQ
  • ADG490: FAQ
  • +ADG506: FAQ
  • ADG508: FAQ
  • +ADG508A: FAQ
  • +ADG508AKN: FAQ
  • adg508f: FAQ
  • ADG508_thetaJC: FAQ
  • +ADG5204: FAQ
  • ADG5208: FAQ
  • +ADG5208F: FAQ
  • +ADG5248F: FAQ
  • +ADG52xxF: FAQ
  • +ADG5401F: FAQ
  • +ADG5404: FAQ
  • +ADG5413: FAQ
  • +ADG5436: FAQ
  • +ADG54xx: FAQ
  • +ADG54xxF: FAQ
  • +ADG601: FAQ
  • +ADG621: FAQ
  • +ADG623: FAQ
  • +ADG659: FAQ
  • +ADG701: FAQ
  • +ADG702: FAQ
  • +ADG706: FAQ
  • +ADG708: FAQ
  • +ADG709: FAQ
  • +ADG712: FAQ
  • +ADG715: FAQ
  • +ADG722: FAQ
  • +ADG728: FAQ
  • +ADG732: FAQ
  • +ADG733: FAQ
  • +ADG734: FAQ
  • +ADG741: FAQ
  • adg752: FAQ
  • +ADG772: FAQ
  • +adg779: FAQ
  • +ADG788: FAQ
  • +ADG801: FAQ
  • +ADG804: FAQ
  • +ADG819: FAQ
  • +ADG819BRM: FAQ
  • +ADG841: FAQ
  • +ADG884: FAQ
  • +ADG901: FAQ
  • +ADG936: FAQ
  • +ADGM1304: FAQ
  • +ADGS1408: FAQ
  • ADGS1412: FAQ
  • +ADN4600: FAQ
  • +ADN4604: FAQ
  • +ADN4605: FAQ
  • +ADN4612: FAQ
  • +ADV3200_3201: FAQ
  • +ADV3202_3203: FAQ
  • +ADV3224_3225: FAQ
  • +ADV3226: FAQ
  • +ADV3228_3229: FAQ
  • Analog Switch Training Videos
  • confusing redundant temperature spec info in datasheet
  • +DG201ADY+: FAQ
  • +DG300ABWE+: FAQ
  • +DG301ACWE+T: FAQ
  • +DG303AAK: FAQ
  • +DG303ABWE+: FAQ
  • +DG303ACWE: FAQ
  • +DG408DY+T: FAQ
  • +DG419DY+: FAQ
  • +DG419L: FAQ
  • +DG508ADJ+: FAQ
  • +DG509AAK/883B: FAQ
  • +DG509AAL/883B: FAQ
  • +DG509AAZ/883B: FAQ
  • +Digital Crosspoint Switch: FAQ
  • EVAL-ADG2128EBZ: FAQ
  • +HI-201HS: FAQ
  • Is it okay to connect the ADG1611BRUZ's and ADG1436YCPZ's Exposed Pad to Gnd?
  • Latch-up immune parts: FAQ
  • +Link to Switch and Multiplexer basics: FAQ
  • +Logic Drive: FAQ
  • +MAX14504: FAQ
  • +MAX14589E: FAQ
  • +MAX14589EEWL+: FAQ
  • MAX14661: FAQ
  • +MAX14661ETI+: FAQ
  • +MAX14662ETI+: FAQ
  • +MAX14724: FAQ
  • +MAX14756EUE+: FAQ
  • +MAX14759ETA+T: FAQ
  • +MAX14760ETA+: FAQ
  • +MAX14761ETA+T: FAQ
  • +MAX14762ETB+: FAQ
  • MAX14763ETA+: FAQ
  • +MAX14777GTP+: FAQ
  • MAX14778: FAQ
  • +MAX14778EETP+T: FAQ
  • +MAX14778ETP+: FAQ
  • +MAX14802CCM+: FAQ
  • +MAX14802ECM+: FAQ
  • +MAX14803AEWZ+: FAQ
  • +MAX14808ETK+: FAQ
  • +MAX14809ETK+: FAQ
  • +MAX14815EVKIT: FAQ
  • +MAX14866: FAQ
  • +MAX14866UTM+: FAQ
  • +MAX14895EETE+T: FAQ
  • MAX14983E: FAQ
  • +MAX14983EETJ+: FAQ
  • +MAX20086ATPA/VY+: FAQ
  • +MAX20087ATPA/VY+: FAQ
  • +MAX20327EWL+T: FAQ
  • +MAX30100: FAQ
  • MAX30105: FAQ
  • +MAX30105EFD+: FAQ
  • +MAX3079: FAQ
  • +MAX313FEPE+: FAQ
  • +MAX313LCSE+: FAQ
  • +MAX314LESE+: FAQ
  • +MAX3231E_BV_A1: FAQ
  • +MAX32565: FAQ
  • +MAX32600-J85A+: FAQ
  • +MAX32600-J85B+: FAQ
  • +MAX32600-KIT#: FAQ
  • +MAX32600-P85B+: FAQ
  • +MAX32600-W85B+: FAQ
  • MAX32600: FAQ
  • +MAX32600MBED#: FAQ
  • +MAX333AEUP+: FAQ
  • +MAX3378: FAQ
  • +MAX337EAI+: FAQ
  • +MAX3393: FAQ
  • +MAX3510: FAQ
  • MAX3643: FAQ
  • +MAX3643ETG+: FAQ
  • +MAX3654ETE+: FAQ
  • +MAX3656ETG+: FAQ
  • +MAX3799: FAQ
  • +MAX3890: FAQ
  • +MAX393C/D: FAQ
  • +MAX393ESE+: FAQ
  • +MAX3942: FAQ
  • +MAX3945ETE+: FAQ
  • +MAX3948: FAQ
  • +MAX3949ETE+: FAQ
  • +MAX394EAP+: FAQ
  • +MAX3955ETJ+: FAQ
  • +MAX3967A: FAQ
  • +MAX3969: FAQ
  • +MAX3971A: FAQ
  • +MAX3984UTE+: FAQ
  • +MAX3996: FAQ
  • +MAX3997ETM+: FAQ
  • +MAX4051ACEE+: FAQ
  • +MAX4051ACSE+: FAQ
  • +MAX4051EEE+T: FAQ
  • +MAX4512: FAQ
  • +MAX4524LETB+: FAQ
  • +MAX4564: FAQ
  • +MAX4581: FAQ
  • +MAX4595: FAQ
  • +MAX4617EUE: FAQ
  • +MAX4622CPE+: FAQ
  • +MAX4635EUB+: FAQ
  • +MAX4638: FAQ
  • +MAX4639EGE+: FAQ
  • +MAX4644: FAQ
  • +MAX4656ESA+: FAQ
  • +MAX4662: FAQ
  • +MAX4684EBC_B1: FAQ
  • +MAX4702: FAQ
  • +MAX4704: FAQ
  • +MAX4708ESE+: FAQ
  • +MAX4730ELT+: FAQ
  • +MAX4733: FAQ
  • MAX4781: FAQ
  • +MAX4781EGE+: FAQ
  • MAX4782: FAQ
  • +MAX4782ETE+: FAQ
  • +MAX4800ACCM+: FAQ
  • +MAX4890EETJ+: FAQ
  • +MAX4891ETJ: FAQ
  • +MAX4892EETX+: FAQ
  • +MAX4937CTN+: FAQ
  • +MAX4940ETL+: FAQ
  • +MAX4948ETG+: FAQ
  • +MAX4968: FAQ
  • +MAX4999: FAQ
  • +MAX4999ETJ+: FAQ
  • +MAX7356: FAQ
  • +MAX7357: FAQ
  • +MAX7358ETG+: FAQ
  • +MEMS Switch Technology: FAQ
  • Multiplexer Settling Time
  • Multiplexor and switch noise specifications
  • +Precision Technology Learning Modules
  • +SW02: FAQ
  • +SW06: FAQ
  • +Switch & Multiplexer: FAQ
  • +Switches and Multiplexers: FAQ
  • Theta JA(Junction to Ambient Temperature) and Theta JC (Junction to case Temperature)
  • What is the role of the Control Echo Enable bit?

ADGS1412: FAQ

ADGS1412 FAQ

What are the system level benefits of the SPI controlled ADGS1412 over a parallel controlled switch?

The daisy chaining feature of the ADSG1412 enables increased System Channel Density. The SPI interface also has benefits in systems with isolation barriers as it reduces the number of digital lines that cross the isolation barrier. The ADGS1412 also allows robust board communication. It has CRC error detection on its SPI interface. The CRC error detection, along with the other SPI interface error detection features, ensures a robust digital interface.

I already use SPI to control another device on my system, can I use same SPI lines to control the ADGS1412?

Yes, you can. The same SCLK, data in and data out lines can be shared with just an additional chip select needed for the ADGS1412.

What are the benefits of daisy chain mode?

When multiple ADGS1412 devices are placed in a daisy chain formation the number of digital lines needed to control a large amount of switches is massively reduced compared to using parallel controlled switches. It also eliminates the need for additional serial to parallel converters that are often required when using a great deal of parallel controlled switch. This reduction of logic lines and external component can reduce board by somewhere in the region of 30% in systems with a high channel count.

How do I configure my switches into daisy chain mode?

In Daisy Chain mode all devices share the same and SCLK line, with the SDO of one device forming a connection to the SDI of the next device, creating a shift register. The ADGS1412 enters daisy-chain mode by sending the 16-bit SPI command, 0x2500. When the ADGS1412 receives this command, the SDO of the device sends out the same command as the alignment bits at SDO are 0x25, which allows all connected devices to enter daisy-chain mode in a single SPI frame. A hardware reset is required to exit daisy-chain mode.

What is the Max SCLK frequency that can be used with the ADGS1412?

When using the ADGS1412 in a write only configuration SCLK frequency of up to 50 MHz can be used. However when read back is required from the device the max SCLK frequency becomes 25 MHz. Please refer to timing diagram in the datasheet for more detail.

How do I reset the ADGS1412?

The ADGS1412 can be reset by performing either a software reset or a hardware reset. A software reset is done by writing the following two sixteen bit commands consecutively, 0x0BA3 and 0x0B05. A hardware reset is performed by pulling the /VL low.

Is there a setup time following power up or after a reset?

The digital section of the ADGS1412 goes through an initialization phase during VL power up. This initialization also occurs after a hardware or software reset. After VL power-up or a reset, ensure a minimum of 120 µs from the time of power-up or reset before any SPI command is issued. Ensure that VL does not drop out during the 120 µs initialization phase, as it may result in incorrect operation of the ADGS1412.

On power up or after a reset, what are the default settings for the ADGS1412?

The default SPI mode for the ADGS1412 is addressable mode. After power up/reset all switches are open, invalid read/write and SCLK count are enabled and CRC error detection is disabled.

What digital error detection features are available on the ADGS1412?

The SPI interface has robust error detection features such as CRC error detection, invalid read/write address detection, and SCLK count error detection. Each error detection feature can be enabled/disabled by using the error configuration register. The error flags register is used to determine if any errors have occurred during SPI communication.  

What SPI mode are the ADGS1412 compatible with?

The ADGS1412 is compatible with industry standard SPI modes 0 and 3.

Is there a quick way to evaluate the ADGS1412?

The EVAL-ADGS1412SDZ evaluation board is orderable from the ADGS1412 product page. The EVAL-ADGS1412SDZ is used in conjunction with the SDP and ACE evaluation software. This enables quick and easy evaluation of the analogue and digital sections of the ADGS1412. Also there are No-OS software driver available from the product page that allows you to communicate with the device with your own microcontroller.

  • Share
  • History
  • More
  • Cancel
analog-devices logo

About Analog Devices

  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
  • Instagram page
  • Twitter page
  • Linkedin page
  • Youtube page
  • Facebook
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2026 Analog Devices, Inc. All Rights Reserved

analog-devices

About Analog Devices

Down Up
  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

Down Up
  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
Instagram page Facebook Twitter page Linkedin page Youtube page
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2026 Analog Devices, Inc. All Rights Reserved