Hi,
I do see that ADG439 supports Fault protection, but i would like to understand the internal structure how the fault protection is implemented. Please provide the internal diagram of implementation.
KCC's Quizzes AQQ304 - A pure logic
1. Quote of the month: "I am not lazy, I'm just in energy-saving mode" - unknown
2. Quiz AQQ304 about finding a pure logic puzzle
Mike is looking at Anne, but Anne is looking at Paul.
Mike is married, but Paul is not.
Question:
Is a married
View All
August Monthly Blog Quiz! Read the blog, take the quiz, and you could win a gift card
Important: Read the blog first . The quiz questions are all based on the content of the blog:
Stay in the loop and win! Read the blog Current Output Driving Industrial Loops , then take our quick five-question quiz for a chance to win a gift card
View All
Hi,
I do see that ADG439 supports Fault protection, but i would like to understand the internal structure how the fault protection is implemented. Please provide the internal diagram of implementation.
HI Kiran,
The theory of operation section on page 13 of the ADG439F datasheet details the internal fault protection structure.
Regards,
David
Hi David,
I would like to understand how Enable pin is controlling the operating of IC. I meant i would like to understand the internal structure, it would be helpful if we can get screenshot ,so we can analyze and check how we can utilize it for our application.
HI Kiran,
The Enable pin is and active High Digital Input. When low, the device is disabled, and all switches are off.
Regarding the internal structure I'm not sure I understand what you are looking for. Is there something we are missing from the theory of operation section on the datasheet?
Regards,
David
Hi David,
I meant When Vdd is removed and then we send a low on "Enable" pin, can the switches be turned Off?
Thanks,
Kiran. A