• Can BF531 finish realtime video processing with high resolution(1280*1024)

    Hi WebMastor,

            I am engaged in a project that involves vehicle’s velocity and traffic statistic, and its configuration is “FPGA + DSP”. Before debugging mage processing arithmetic on bf531, I have validated the arithmetics(such as binary image de-compress…

  • RE: ADV7441A 如何配置VGA输入，TTL输出，640*480P60hz，以及1280*720p60hz的配置

    您好，希望这个能够帮到您ez.analog.com/search
    另您也可将问题发布在咱们的全球技术社区哦，会有专门的工程师为您解答的。
    https://ez.analog.com/video/

  • TAGS LIST: Interface and Isolation

    LTM2894
    LTM2895
    LTM9100
    LTM2885
    LTM2881
    LTM2882
    LTM2883
    LTM2884
    LTM2893
    LTM2886
    LTM2887
    LTM2889
    LTM2892
    LTC1694-1
    LTC4300
    LTC4310
    LTC4302
    LTC4305
    LTC4304
    LTC4303
    LTC4306
    LTC4307
    LTC4307-1
    LTC430…

  • How to modify for compiling in visual dsp 3.5++

    Hi, 

    I am trying to build the old project in visual dsp 3.5++ , which was built in development tool 6.1.  In this project there is .dsp file which as following code

    MODULE/ABS=0 Driver_Runtime_Header;

    .GLOBAL ___lib_prog_term;
    .EXTERN ___lib_setup_everyth…

  • RE: VisualDSP3.5 & 2181 EZKIT

    Hi, thank you for you're answer.

    I have upgraded my software to the October update, wich is working.

    My board come from http://www.kk7p.com/dsp.html , i'm using the windows loader that is on this web page.

    I am finaly able to load a _very_…

    • COMMAND.DSP.zip

  • ADV7513 input format

    Hello all,

    Does ADV7513 support below format ?

    Format　RGB888
    Horizontal resolution, Vertical resolution, Frame rate(fps)
      1280     720     30
      1280     720      60
      1280    1024     30
        800      480     30
        800      480     60
        640      480     30

    Format　YUV
    Horizontal resolution, Vertical resolution, Frame…

  • ADV7619 Non-CEA Timings

    I have a ADV7619 HDMI Receiver Setup. The problem that i am facing currently is when i drive any of NON CEA Timings not mentioned in the 861D spec the video output is not correct.  I read the user guide of ADV7619 but was unable to find any relevant information…

  • RE: Symbols referenced in processor 'p0' could not be resolved

    Hi,

    because a lot of these examples were moved from earlier releases of VisualDSP++, you may find that the way the Interrupts are handled by the LDF does not match the more recent default LDFs, such as in this case - the example just has a single block…

  • High Pass Filter problem

    Hello! I need to design IIR High Pass Filter on ADSP 21xx. My coefficients are: Numerator is 0.035; -0.175; 0.351; -0.351; 0.175; -0.035. Denominator is 1; 0.483; 0.715; 0.169; 0.068; 0.004. Can you help me debug my program? Where is a error? Thank you…

  • RE: Interrupt Handling and DMA

    Hi Shafi,

    Place an SSYNC instruction after you write to DMA4_IRQ_STATUS register (before performing RTI). This would ensure that the peripheral releases the request before the RTI is executed. Another best thing is to perform a dummy PAB access before…