I'm trying to use the ADN2812 to recover an FDDI stream. I’ve been following the reference design (AN-657) as well as AN-746 “Supporting FDDI with the ADN2812." I have the ADN2812 in lock to refclock mode and as long as the FDDI data is sufficiently…
Dear Sir/Madam,
I need your help.
I am just studing with your Data Recovery IC ADN2812.
I would like to set the datarate to 100Mbps.
So I input 12.5MHz clock or 100MHz clock to REFCLK, and confirm the drive, but I cannot catch the good result.
Question…
Dear HNL,
Sorry for my typo, it should be 1.3MHz instead of 1.3kHz.
Did you lock on to an input clock signal or a burst mode PRBS type of modulated data signals?
Both ADN2812 and ADN2913 supports continuous mode, PRBS type, NRZ encoded data signals…
AD800 |
AD803 |
AD807 |
AD808 |
ADN2804 |
ADN2805 |
ADN2806 |
ADN2807 |
ADN2811 |
ADN2812 |
ADN2813 |
ADN2814 |
ADN2815 |
ADN2816 |
ADN2817 |
ADN2818 |
ADN2819 |
ADN2855 |
ADN2905 |
ADN2913 |
ADN2915 |
ADN2917 |
ADL5315 |
ADL5317 |
LTC5100 |
应用笔记
[list][*]AN-21:4-20 mA 数字转过程电流发射器[*]AN-419:用于完整的直接数字频率合成器AD9850的分立、低相位噪声、125MH晶振[*]AN-423:直接数字频率合成器AD9850的幅度调制[*]AN-543:利用ADSP-2181 DSP和AD9850直接数字频率合成器产生高质量、全数字RF频率调制[*]AN-557:实验者项目:在业余无线电收发器内集成AD9850 DDS器件以实现数字本振功能*[*]AN-587:同步多个基于DDS的频率合成器AD9850…