=== ADN2812 CDR ===
The LOL (loss of lock) of ADN2812 is asserted around every 200ms for short period in our system.
The datasheet shows it will return frequency acquisition mode when frequency difference between VCO & incoming data over 1000 ppm. The…
Dear Sir/Madam,
I need your help.
I am just studing with your Data Recovery IC ADN2812.
I would like to set the datarate to 100Mbps.So I input 12.5MHz clock or 100MHz clock to REFCLK, and confirm the drive, but I cannot catch the good result.
Question…
From a customer:
What we're seeing is the ADN2812 lock on harmonics of the signal of interest but not the fundamental - we need to understand better what this device requires in terms of spectrum/waveform. And perhaps the input levels and SLICE function…
I'm trying to use the ADN2812 to recover an FDDI stream. I’ve been following the reference design (AN-657) as well as AN-746 “Supporting FDDI with the ADN2812." I have the ADN2812 in lock to refclock mode and as long as the FDDI data is sufficiently…
Dear HNL,
Sorry for my typo, it should be 1.3MHz instead of 1.3kHz.
Did you lock on to an input clock signal or a burst mode PRBS type of modulated data signals?
Both ADN2812 and ADN2913 supports continuous mode, PRBS type, NRZ encoded data signals…
Sorry for the delay. Evaluation board materials have been sent offline.
We recommend the ADN2817 or ADN2818 as "recommended/preferred" instead of ADN2812. ADN2817/8 are newer products.
应用笔记
[list][*]AN-21：4-20 mA 数字转过程电流发射器[*]AN-419：用于完整的直接数字频率合成器AD9850的分立、低相位噪声、125MH晶振[*]AN-423：直接数字频率合成器AD9850的幅度调制[*]AN-543：利用ADSP-2181 DSP和AD9850直接数字频率合成器产生高质量、全数字RF频率调制[*]AN-557：实验者项目：在业余无线电收发器内集成AD9850 DDS器件以实现数字本振功能*[*]AN-587：同步多个基于DDS的频率合成器AD9850…