Chapter 9 Hardware Design Techniques F.pdfHi XY,

let me respond to your questions:

If we use Buffer Mode, Output Additive Jitter is about 140fs. so total rms jitter for AFE ADC clocks should be roots.quare(100*100+140*140+54*54) = 180.3fs rms. Is my perception…

好资料，在一个论坛下载的，与大家相关的话，可以参考参考