Hello,
We are using the AD9480 ADC for an instrument currently under development. I am writing the Verilog code now and I am concerned that there is an error in the data sheet.
On page 6, figure 2, the Tcp timing parameter is shown from the rising edge…