We are facing problem in readback of Status register of AD5751.
As per datasheet, reedback of status register data must be clocked out on 5th rising edge of SCLK , but for control register write sequence required data to be clocked on falling edge.
…