Products Mentioned

ADRV9009 Recommended for New Designs
The ADRV9009 is a highly integrated, radio frequency (RF), agile transceiver offering dual transmitters and receivers, integrated synthesizers, and digital...
Datasheet
ADRV9009 on Analog.com

Associated Drivers

  • State Verified Answer
  • +2 person also asked this people also asked this
  • Replies 3 replies
  • Subscribers 7 subscribers
  • Views 2654 views
  • Users 0 members are here
Options
Related 

        

            Post
             Go back to editing
        

    

    


    

    









		












	
	
			
	
			
		
	
	
		

		
ADRV9009 MCS



		

			

									
					    Vinod
					
							

			
				
									
											
			
			
				
  •  Analog Employees  

			
			
			    	
			                    
                
				                on Jun 8, 2018 
				
			
			
		


				
		

		    		    
		    
		    	
			
I am using single talise chip in my design. DO I need to call TALISE_enableMultichipSync() API function and what its return value means?

									
			        
		


				
						
        

    
Tags: 
                                            
                 adrv9009
                
                                                    
                 Wideband Transceiver IC
                
                                                    
                 RF Integrated Transceivers
                
                                
            

    
    

		

			
						
									
									
						
						
			
			
			
			
		


        
        

					

			





















	

	

					



			








	
	
	
	



Parents
	



Reply



Children
	
    
	

  • 
	
    



	
		
	
	



    
	
    
		
    
							
					
    
		
    
			
													0
							
			
				
									
							        
			
			
			
      
            
						
                            
            
            				
            
                on Feb 12, 2019 10:21 AM
            
            
												
						in reply to gverma
					
									
      
	
      

		
		
      
					
      so just to be 100% clear on this : the multi-chip sync function is not only meant to be used with 'multiple-ADRV9009'? It should also be used to 1x ADRV9009 connected to an FPGA through JESD?, to get the latency between 1 ADRV9009 and the FPGA fixed between different 'power-cycles' or JESD (re)connects?
      
			
      

		
			
	      

		
		
	
      
	
      
		
      
			
		
      
	
      
	
      
		
						
						
				
						
				
				
		
		
      
			
		
      
	
      

      

      •