Analog.com Analog Dialogue Wiki English 简体中文 日本語
$EngineerZone
EngineerZone
  • Log In
  • Site
  • Search
  • User
  • Forums

    Popular Forums

    • RF and Microwave
    • Power Management
    • Video
    • FPGA Reference Designs
    • Precision ADCs
    • Linux Software Drivers
    • SigmaDSP Processors & SigmaStudio Dev. Tool

    Product Forums

    • A2B
    • Amplifiers
    • Analog Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Reference Designs
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Digital Isolator Working Voltage Considerations for End Application Optimization

    Recent Discussions

    • ADALM-2000 SET A STATIC IP
    • Error in compiling program using libad9361 and libiio
    • Inconsistent receiver power between 2 transmissions of the same signal
    • DMA (from PS to PL) unexpected behavior
    • ADALM-PLUTO firmware upgrade crash

    Places

    • ADI Education Home
    • ADI Webinars
    • StudentZone (Analog Dialogue)
    • Video Annex
    • Virtual Classroom

    Latest Webinars

    • Digital Isolator Working Voltage Considerations for End Application Optimization
    • In-vehicle Networking Simplified with 10BASE-T1S
    • Design of Multi-Band Phased Array Systems for Space Applications
    • Designing Optimized Power Solutions for Precision Signal Chains (2023)
    • One Size Fits All - Power Your Applications with an Integrated Power IC
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes AQQ248 about a funny function
    View All

    Places

    • Community Help
    • Logic Lounge
    • The Weekly Brew

    Resources

    • EZ Code of Conduct
    • EZ How To Help Articles
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    Rediscovering Signal Chain µModule®︎

     

    Why AI Assisted/Enabled Buildings Need Intelligent Edge Devices

    Latest Blogs

    • Mastering Precision: A Guide to Setup Your Laboratory for IPn Measurement
    • A Visit to the EMC Lab: Radiated Vs. Conducted Emissions and Immunity
    • Finally, Batteries You Can Believe
    • Powering Your Drive - It's More Than Just Plugging It In
    • How Old Wires Are Bringing New Efficiencies to Building Retrofits
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • Partners

    Electronic Design Services - PartnerZone

    • Boston Engineering
    • Calian, Advanced Technologies
    • Colorado Engineering Inc. (DBA CAES AT&E)
    • Clockworks Signal Processing
    • Epiq Solutions
    • Fidus
    • PalmSens
    • Richardson RFPD
    • Tri-Star Design, Inc.
    • VadaTech
    • Vanteon
    • X-Microwave
    View All
TES GUI & Software Support ADRV9001 – ADRV9007
  • RF and Microwave
  • Wide Band RF Transceivers
  • TES GUI & Software Support ADRV9001 – ADRV9007
  • Cancel
TES GUI & Software Support ADRV9001 – ADRV9007
Documents SDK Errata: FAQ
  • Q&A
  • Docs/FAQs
  • Members
  • Tags
  • More
  • Cancel
  • Documents
  • +Debug: FAQ
  • +Device Configurations: FAQ
  • +Physical Design of Customer Systems: FAQ
  • +Produce Sample Code
  • +Quick Start: FAQ
  • +SD Card Image: FAQ
  • -SDK Errata: FAQ
    • SDK v0.15.0 makefile uses wrong preprocessor for B0
  • +Software Functions: FAQ

SDK Errata: FAQ

In the SDK package there is a Changelog.txt file that details all known additions, changes and bugs at the time of release. This page contains a list of SDK and TES Errata found after release, which will be updated as each bug is reported or resolved. 

Last Edited: 17 February 2023

Errata  Date logged SDK version Fix in SDK
Power Monitor measurements are inaccurate 17 - July - 23 23.1
TES Session File Doesn't Preserve Gain Index 15 - June - 23 23.1
New Line At End Of File Causes TES Error 17 - Feb - 23 22 24
Autogenerated Python Sample Code 02 - Feb - 23 22
CLGC in FDD mode freezes when Tx and Rx are both enabled 09 - Jan - 23 20 23.1
Program failure when using DPD in some profiles 09 - Jan - 23 21 23.1
FPGA source code not included 31 - Aug - 21 17 17.1
MCS Operation not working  31 - Aug - 21 17 17.1
Segmentation fault due to large memory allocations on the stack 1 - June - 21 16 18
MCS profile configuration crashes the TES 14 - Oct - 21 18 18.1

Power Monitor measurements are inaccurate

Bug:
The current and power measurements shown in the Power/Temp Monitor window of the TES are incorrect. These appear to be scaled by a factor 1.9, but are to be considered inaccurate until a fix is implemented in a future release of the TES and SDK.

Customer Impact:
There is currently no way to accurately read back the power consumption.

TES Session File Doesn't Preserve Gain Index

When saving and loading a session file from the TES GUI, the gain index is not preserved in the Rx tab. User will need to change this manually when loading a session file.

New Line At End Of File Causes TES Error

Bug:

When loading a file to TES e.g. FH table, that has a new line (carriage return) at the end of the file, TES will report an error: Exception has been thrown by the target of an invocation

Customer Impact:

Customer can manually remove the new line from the file and reload the file in TES.

Autogenerated Python Sample Code

Bug:

Autogenerated sample code may not run in some circumstances without changes. Work is on going to determine the root cause of the issue.

Customer Impact:

Occasionally the interpreter will return a SystemError at the line "board = platform.Boards[0]"
Changing this to "board = platform.CustomerBoard" has been known to resolve this issue.

Note: The "import clr" line currently requires a pythonnet version of 2.5.2 or older (at time of writing, version 3 and newer will not work).
Additionally, it is important to ensure that the TES version used to produce the sample code is the same as the version that copied the server files onto the FPGA SD card. This can be ensured by removing the folder "/home/analog/adrv9001_server", then connecting with the TES that is used to generate the sample code.

CLGC in FDD mode freezes when Tx and Rx are both enabled

Bug:

When using CLGC in FDD mode, CLGC freezes when both Tx and Rx are enabled together.

Customer Impact:

A fix will be available shortly for this bug.

Program failure when using DPD in some profiles

Bug:

An error is reported when trying to program transceiver when using DPD under certain profiles e.g. 9.6 MSPS. 

Customer Impact:

A fix will be available shortly for this bug. It is still possible to use these profile without DPD and it is also possible to use DPD in other profiles.

FPGA source code not included

Bug:

FPGA source code was omitted from the SDK 17 release. 

Customer Impact:

Users can download a new release of SDK from the product page (version 17.1) that has the FPGA source code included.

This is fixed in SDK 17.1

MCS Operation not working 

Bug:

MCS operation in SDK version 17 did not function as expected and as a result was not useable. 

Customer Impact:

Users can download a new release of SDK from the product page (version 17.1) that has resolved this issue. 

This is fixed in SDK 17.1

Segmentation fault due to large memory allocations on the stack

Bug:

By default, ADI_FPGA9001_MAX_CAPTURE_BYTES is set to the absolute maximum supported by the FPGA. This may cause a segmentation fault due to large memory allocations on the stack.

Customer Impact:

This can be resolved by either:
Modify the makefile CFLAGS to include -DADI_FPGA9001_USE_DYNAMIC_MEMORY. This makes the ADI_FPGA9001_MAX_CAPTURE_BYTES value irrelevant, instead allocating memory on the heap.
Modify the value of ADI_FPGA9001_MAX_CAPTURE_BYTES to be smaller - ideally only as large as the largest required data capture/transmit

This is fixed in SDK 18

 

MCS profile configuration crashes the TES

Bug:

When programming a configuration that includes Multi-Chip Synchronization the TES GUI will crash. This is caused by a timer timeout issue in the FW and is currently being looked at. 

Customer Impact:

Currently stay using SDK version 17 to test the MCS function. An update will follow shortly to fix this in the SDK 18. 

This is fixed in SDK 18.1

  • Transceiver Evaluation Software
  • ADRV9001
  • sdk
  • Share
  • History
  • More
  • Cancel
Related
Recommended
Social
Quick Links
  • About ADI
  • ADI Signals+
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Incubators
Languages
  • English
  • 简体中文
  • 日本語
myAnalog

Interested in the latest news and articles about ADI products, design tools, training and events?

Go to myAnalog
Analog Logo
©1995 - 2023 Analog Devices, Inc. All Rights Reserved
沪ICP备09046653号-1
  • Sitemap
  • Legal
  • Privacy & Security
  • Privacy Settings
  • Cookie Settings