what is the Input Dynamic Range of ADRV9364 evalution board and can you please tell about the P1dB (with 0dB Gain & max Gain)
KCC's Quizzes AQQ304 - A pure logic
1. Quote of the month: "I am not lazy, I'm just in energy-saving mode" - unknown
2. Quiz AQQ304 about finding a pure logic puzzle
Mike is looking at Anne, but Anne is looking at Paul.
Mike is married, but Paul is not.
Question:
Is a married
View All
September Monthly Blog Quiz! Read the blog, take the quiz, and you could win a gift card
Quiz: How Well Do You Know Adaptive Power Switching?
Is your I/O module overheating? The AD74416H's Adaptive Power Switching (APS) can cut heat dissipation by up to 40% — but how well do you really understand how it works?
Read the blog first: Cooling
View All
AD9364
Recommended for New Designs
The AD9364 is a 1 x 1 channel high performance, highly integrated RF Agile Transceiverâ„¢. Its programmability and wideband capability make it ideal for...
Datasheet
AD9364 on Analog.com
what is the Input Dynamic Range of ADRV9364 evalution board and can you please tell about the P1dB (with 0dB Gain & max Gain)
The ADC is placed after the LNA and mixer in the signal chain. We need to determine the individual P1dB and saturation limits of each module.
The signal chain is:
RF Input → LNA → Mixer → ADC
For each module, we need to identify its input and output P1dB levels, maximum allowable input power, and saturation or clipping limits. Based on the gain or conversion loss of each stage, the signal power at the output of one stage can be calculated and used as the input power to the next stage.
The overall system limit is determined by the stage that reaches its compression or saturation limit first. For the ADC, the corresponding full-scale input or clipping level should also be considered.
Therefore, the analysis should determine:
LNA input/output P1dB and saturation limits
Mixer input/output P1dB and saturation limits
ADC full-scale input and clipping limits
Signal power at each interface
Available power margin at each stage
Maximum allowable input signal for linear operation of the complete chain
The ADC is placed after the LNA and mixer in the signal chain. We need to determine the individual P1dB and saturation limits of each module.
The signal chain is:
RF Input → LNA → Mixer → ADC
For each module, we need to identify its input and output P1dB levels, maximum allowable input power, and saturation or clipping limits. Based on the gain or conversion loss of each stage, the signal power at the output of one stage can be calculated and used as the input power to the next stage.
The overall system limit is determined by the stage that reaches its compression or saturation limit first. For the ADC, the corresponding full-scale input or clipping level should also be considered.
Therefore, the analysis should determine:
LNA input/output P1dB and saturation limits
Mixer input/output P1dB and saturation limits
ADC full-scale input and clipping limits
Signal power at each interface
Available power margin at each stage
Maximum allowable input signal for linear operation of the complete chain