It is not entirely clear, but make sense it should work. Can I set the fastlock register via control pins (ie reg 0) and get the PLL setting while updating the unused registers 1..7 via SPI? The goal is continuous sweep of many frequencies with the baseband processor constantly refinning the fasklock registers.