SLA Information

SLA Status Assignee Support Status
SLA Closed.
Missed after 431 hours


Awaiting Company Response
 
Activating this link will open 2 new browser tabs.

Products Mentioned

ADRV9029 Recommended for New Designs
The ADRV9029 is a highly integrated, radio frequency (RF) agile transceiver offering four independently controlled transmitters, dedicated observation...
Datasheet
ADRV9029 on Analog.com

Associated Drivers

Thread Details

  • State Not Answered
  • Replies 8 replies
  • Subscribers 12 subscribers
  • Views 433 views
  • Users 0 members are here
Options
 
Related Content

        

            Post
             Go back to editing
        

    

    


    

    









		


















	
	
			
	
			
		
	
	
		

	    
	    
	    		
ADRV9029 Tx QEC Calibration failure at low frequencies

		
	
				

			

									
					    ben2026
					
							

            
            			
				
									
											
			
			
				
			
			
			    	
			                    
                
				                on Apr 2, 2026 
				
			
			
		

		
		                     
				
        		

		    
		    		    

		      		            		        
Category: Hardware

    		        		            		    
Product Number:  ADRV9029  

    		        		    		    

		    		    
		    			

			    
We’ve observed issues with Tx QEC calibration failing at low frequencies, particularly 80 MHz, but also at 100 MHz, 120 MHz and 180 MHz. The error message is either “TxQECInit:Decrementing fine phase, coarse value railed” or “TxQECInit:Incrementing fine phase, coarse value railed”. Calibration passes at 79 MHz, 81Mz and 80.01 MHz. We have measured the S11 with a VNC and there do not appear to be any issues with this. 


 


Using a spectrum analyser it appears not much present at all when attempting cal at 80MHz, compared to 79 or 81.




 




Sample rate 122.88 MHz, Tx synth bandwidth 100 MHz.

			

			
									
		                             
                        

    

                                            
                 hardware
                
                                                    
                 TX QEC
                
                                                    
                 ADRV9029
                
                                                    
                 software defined radio
                
                                                    
                 rf and microwave
                
                                
            

    
    
		


				
				        
        		

			
						
									
												
			
			
                        
                                    
                        
                        
                        
            
			            
						
						
			
			
			
			
		


        
        
        
    
					

			





















	

	

					



			








	
	
	
	



Parents
	
    
	

  • 
	
    



	
		
	
	



    
	
    
		
    
							
					
    
		
    
		    
		    		    
			
				
									
							        
			
			
			
    •  Analog Employees  
    
            
						
                            
            
            				
            
                on Apr 20, 2026 8:23 AM
            
            
						
			            		
    
		
										0
					
	
    

		
		
    
		
    
                                
                                                            
    
					
    Sorry to have missed this. What is the reference clock that you are using? What is your test setup? Which profile are you using- Default or custom one?
    
			
    

		
			
	      

		
		
	
    
	
    
		
    
			
		
    
	
    
	
    
		
						
						
				
						
				
				
		
		
    
			
		
    
	
    

    

    • 

	

  • 
	
    



	
		
	
	



    
	
    
		
    
							
					
    
		
    
		    
		    		    
			
				
									
							        
			
			
			
            
						
                            
            
            				
            
                on Apr 20, 2026 9:08 AM
            
            
												
						in reply to Ramarao
					
										
			            		
    
		
										0
					
	
    

		
		
    
		
    
                                
                                                            
    
					
    We are using dev clock of 122.88 MHz and sysref of 60 kHz and a custom profile which I have attached. Thanks
    

    

    1526.ActiveUseCase.txt



    
    
    
        Fullscreen
        0068.ActiveUtilInit.txt
        Download
    
    
    
    {
  "radioCtrlInit": {
    "radioCtrlModeCfg": {
      "txRadioCtrlModeCfg": {
        "txEnableMode": 0,
        "txChannelMask": 15
      },
      "rxRadioCtrlModeCfg": {
        "rxEnableMode": 0,
        "rxChannelMask": 255
      },
      "orxRadioCtrlModeCfg": {
        "orxEnableMode": 0,
        "orxPinSelectSettlingDelay_armClkCycles": 0,
        "singleChannel1PinModeOrxSel": 0,
        "singleChannel2PinModeLowOrxSel": 0,
        "singleChannel2PinModeHighOrxSel": 0,
        "dualChannel2PinModeOrxSel": 0
      }
    },
    "txToOrxMapping": {
      "orx1Map": 2,
      "orx2Map": 3,
      "orx3Map": 2,
      "orx4Map": 3
    },
    "streamGpioCfg": {
      "streamGpInput0": 19,
      "streamGpInput1": 19,
      "streamGpInput2": 19,
      "streamGpInput3": 19,
      "streamGpInput4": 19,
      "streamGpInput5": 19,
      "streamGpInput6": 19,
      "streamGpInput7": 19,
      "streamGpInput8": 19,
      "streamGpInput9": 19,
      "streamGpInput10": 19,
      "streamGpInput11": 19,
      "streamGpInput12": 19,
      "streamGpInput13": 19,
      "streamGpInput14": 19,
      "streamGpInput15": 19
    },
    "lo1PllFreq_Hz": 3500000000,
    "lo2PllFreq_Hz": 3550000000,
    "auxPllFreq_Hz": 0
  },
  "initCals": {
    "calMask": 862207,
    "channelMask": 15,
    "warmBoot": 0
  },
  "calRsltsFile": null,
  "checkFwVer": 0
}
    

    


    
			
    

		
			
	      

		
		
	
    
	
    
		
    
			
		
    
	
    
	
    
		
						
						
				
						
				
				
		
		
    
			
		
    
	
    

    

    • 

	




Reply

    


  • 
	
    



	
		
	
	



    
	
    
		
    
							
					
    
		
    
		    
		    		    
			
				
									
							        
			
			
			
            
						
                            
            
            				
            
                on Apr 20, 2026 9:08 AM
            
            
												
						in reply to Ramarao
					
										
			            		
    
		
										0
					
	
    

		
		
    
		
    
                                
                                                            
    
					
    We are using dev clock of 122.88 MHz and sysref of 60 kHz and a custom profile which I have attached. Thanks
    

    

    1526.ActiveUseCase.txt



    
    
    
        Fullscreen
        0068.ActiveUtilInit.txt
        Download
    
    
    
    {
  "radioCtrlInit": {
    "radioCtrlModeCfg": {
      "txRadioCtrlModeCfg": {
        "txEnableMode": 0,
        "txChannelMask": 15
      },
      "rxRadioCtrlModeCfg": {
        "rxEnableMode": 0,
        "rxChannelMask": 255
      },
      "orxRadioCtrlModeCfg": {
        "orxEnableMode": 0,
        "orxPinSelectSettlingDelay_armClkCycles": 0,
        "singleChannel1PinModeOrxSel": 0,
        "singleChannel2PinModeLowOrxSel": 0,
        "singleChannel2PinModeHighOrxSel": 0,
        "dualChannel2PinModeOrxSel": 0
      }
    },
    "txToOrxMapping": {
      "orx1Map": 2,
      "orx2Map": 3,
      "orx3Map": 2,
      "orx4Map": 3
    },
    "streamGpioCfg": {
      "streamGpInput0": 19,
      "streamGpInput1": 19,
      "streamGpInput2": 19,
      "streamGpInput3": 19,
      "streamGpInput4": 19,
      "streamGpInput5": 19,
      "streamGpInput6": 19,
      "streamGpInput7": 19,
      "streamGpInput8": 19,
      "streamGpInput9": 19,
      "streamGpInput10": 19,
      "streamGpInput11": 19,
      "streamGpInput12": 19,
      "streamGpInput13": 19,
      "streamGpInput14": 19,
      "streamGpInput15": 19
    },
    "lo1PllFreq_Hz": 3500000000,
    "lo2PllFreq_Hz": 3550000000,
    "auxPllFreq_Hz": 0
  },
  "initCals": {
    "calMask": 862207,
    "channelMask": 15,
    "warmBoot": 0
  },
  "calRsltsFile": null,
  "checkFwVer": 0
}
    

    


    
			
    

		
			
	      

		
		
	
    
	
    
		
    
			
		
    
	
    
	
    
		
						
						
				
						
				
				
		
		
    
			
		
    
	
    

    

    • 





Children
	
No Data


		
			








		

		

			
    
				
  • 
					
												
						
						
						
						
						
						
						

																										
						
						

					
					
					
				
    • 
			

		

	







































     



















		        
        

            
Before You Switch

            
        

        

        

            Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.