Post Go back to editing

FIFO on the Rx path of ADRV9009?

Category: Datasheet/Specs
Product Number: ADRV9009

Is there a FIFO on the Rx path of ADRV9009? Similar to that of the Tx path?

From UG-1295: "The FIFO depth can be checked in Register 0x15CE for Deframer 0 and in
Register 0x161E for Deframer 1." Is there something similar for the Framers A and B?

I have observed that the Rx latency can increase by 32 samples from reboot to reboot (randomly). Then I have changed .framerA.lmfcOffset from 31 to 15, and it seems it has solved the issue.

Parents Reply Children
No Data

Before You Switch


Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.