groupUrl: https://ez.analog.com/rf/
Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
    • EZ Spotlight
    • The Engineering Mind
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • A2B
    • Aerospace and Defense (ADEF)
    • Amplifiers
    • Analog Microcontrollers
    • Analysis Control Evaluation (ACE) Software
    • Audio
    • Clock and Timing
    • Condition-Based Monitoring
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power Management
    • Precision Technology Signal Chains
    • Processors and DSP
    • Reference Designs
    • RF and Microwave
    • Signal Chain Power (SCP)
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • About EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
RF and Microwave
RF and Microwave
Documents FAQ: Calculating the Output Power of DAC/IQ Modulator Combination
  • Q&A
  • Discussions
  • Documents
  • File Uploads
  • Tags
  • Managers
  • More
  • Cancel
  • New
RF and Microwave requires membership for participation - click to join
  • +Documents
  • +RF Switches & Attenuators: FAQ
  • +1/f noise of the ADL5387: FAQ
  • +1/f phase noise: FAQ
  • +AD608: FAQ
  • +AD8302: FAQ
  • +AD8309: FAQ
  • +AD8318: FAQ
  • +AD831: FAQ
  • +AD8340: FAQ
  • +AD8345: FAQ
  • +AD8347: FAQ
  • +AD8348 and ADL5387: FAQ
  • +AD8361: FAQ
  • +AD8362: FAQ
  • +AD8363: FAQ
  • +AD8364: FAQ
  • +AD8366: FAQ
  • +AD8368: FAQ
  • +AD8370: FAQ
  • +AD8375: FAQ
  • +AD9854 DDS: FAQ
  • +ADF4001: FAQ
  • +ADF4107: FAQ
  • +ADF4150: FAQ
  • +ADF4153: FAQ
  • +ADF4155: FAQ
  • +ADF4158: FAQ
  • +ADF4193: FAQ
  • +ADF41XX: FAQ
  • +ADF4350 and ADF4351: FAQ
  • +ADF4350: FAQ
  • +ADF4355-2: FAQ
  • +ADF4360-x: FAQ
  • +ADF5355: FAQ
  • +ADF7021-N: FAQ
  • +ADF9010: FAQ
  • +ADI's RF/IF gain blocks: FAQ
  • +ADIsimRF: FAQ
  • +ADL5240_ADL5243: FAQ
  • +ADL5330: FAQ
  • +ADL5336: FAQ
  • +ADL5370: FAQ
  • +ADL5373: FAQ
  • +ADL5375: FAQ
  • +ADL5380: FAQ
  • +ADL5385: FAQ
  • +ADL5390: FAQ
  • +ADL5511: FAQ
  • +ADL5535/6: FAQ
  • +ADL5601/2: FAQ
  • +ADL5602: FAQ
  • +ADL5801: FAQ
  • +ADL5802: FAQ
  • +ADL5902: FAQ
  • +ADRF6520: FAQ
  • +Auxiliary DACs: FAQ
  • +Calculating VSWR: FAQ
  • +CyUSB PLL: FAQ
  • -DAC/IQ Modulator Combination: FAQ
    • FAQ: Calculating the Output Power of DAC/IQ Modulator Combination
  • +dc bias level: FAQ
  • +Decoupling(Bypass) and AC-Coupling Capacitors: FAQ
  • +Footprint for ADI components: FAQ
  • +Fractional-N PLLs: FAQ
  • +Gerber files: FAQ
  • +High Voltage VCOs: FAQ
  • +Hittite Microwave RF/MW Amplifiers: FAQ
  • +Hittite PLL+VCO: FAQ
  • +Hittite PLLVCO: FAQ
  • +HMC Microwave Frequency Dividers: FAQ
  • +HMC Phase Frequency Detectors: FAQ
  • +HMC PLL's & PLLVCO: FAQ
  • +HMC-ABH241: FAQ
  • +HMC1020: FAQ
  • +HMC292A: FAQ
  • +HMC406MS8G: FAQ
  • +HMC451: FAQ
  • +HMC557A: FAQ
  • +HMC558A: FAQ
  • +HMC587LC4B: FAQ
  • +HMC589: FAQ
  • +HMC611LP4: FAQ
  • +HMC624ALP4E: FAQ
  • +HMC634LC4: FAQ
  • +HMC685LP4: FAQ
  • +HMC686LP4/686LP4E: FAQ
  • +HMC773ALC3B: FAQ
  • +HMC778LP6CE: FAQ
  • +HMC807LP6CE: FAQ
  • +HMC832LP6GE vs HMC830LP6GE: FAQ
  • +HMC909: FAQ
  • +Int-N PLL evaluation boards: FAQ
  • +IQ demodulator: FAQ
  • +IQ Modulators: FAQ
  • +LTC694x: FAQ
  • +OP-AMP: FAQ
  • +PLL USB adapter board: FAQ
  • +RF & Microwave: FAQ
  • +RF Connectors: FAQ
  • +RF Detector Overdrive: FAQ
  • +rms detector: FAQ
  • +S-Parameters: FAQ
  • +Standard S-Parameter Files: FAQ

FAQ: Calculating the Output Power of DAC/IQ Modulator Combination

Q.
How do you Calculate the Output Power of DAC/IQ Modulator Circuit?
 
A. 
IQ Modulator gain and is commonly specified as dB voltage gain. It is not that meaningful to talk about IQ Modulator power gain since these devices generally have high input impedances on their I and Q input (this would result in infinte power gain). In the case of DACs, we generally do not talk about gain; instead, we specify the full-scale output voltage swing. To complicate matters further, the impedance levels change as you move from the DAC output (usually a 100 ohm load) to the modulator input (usually terminated with 100 ohms on I and 100 ohms on Q), to the modulator output (50 ohm single-ended load).
 
To calculate the modulator output power, let’s do the calculation in the voltage domain. Once we have the final output voltage we will convert it into dBm assuming a 50 ohm load.
 
The spreadsheet below which can be downloaded,  allows calculation of output power based on the DAC's Digital Backoff level[dBFS], the signal's Crest Factor[dB] or peak-to-average ratio, the DAC's full-scale current[mA],  the baseband filter loss[dB],  DAC load resistors and filter  termination resistors and modulator voltage gain dB. As an output, it provides the DAC output level, Modulator input level, and Modulator output level (peak and rms).

*1  RB sets the DAC's full-scale peak-to-peak swing and the DAC's output bias level

*2  Shunt resistor RS scales down the DAC's peak-to-peak voltage without affecting the bias level

*3 The "DAC Peak Back-Off" refers to how close the peaks of the DAC's output signal come to the DAC's full-scale output voltage

*4 The Crest Factor that is inputted sets the backoff level between the DAC Peak Output Level and the RMS Level of the carrier

Therefore:      DAC Fullscale Level = RMS Level + Crest Factor + DAC Peak Back-Off

In general, the signal peaks need to be backed off from the DAC's full-scale level by a few dB. The amount of back-off required depends on the desired/acceptable signal distortion

*5 Modulator Voltage Gain is defined as the dB difference between the voltage level on the I or Q input (generally these are equal) and the RF Output

 

At digital domain, signal is scaled  down to prevent signal distortion from peak-to-average ratio(Crest Factor). And  DAC output swing level is determined by Full scale current and DAC Load Resistors(RB).  So Differential peak-peak Voltage and RMS Voltage at DAC Output is calculated by:
 
 
DAC output level[Vp_p]= 2 x RB  x IFS  X  10^(Digital Back Off[dBFS]/20 ) 
 
DAC output level[Vrms] = DAC output level[Vp_p] /2 x 10^(- signal CFR[dB]/20 )
 
 
This calculation is assumes no filter and no shunt resistor(Rs).
 
 
To ajust the modulator input drive level without adjusting the DAC settings and DAC voltage bias level,  the shunt resistor Rs is adjusted at modulator inputs. Please refer Fig 59 of ADL5375 datasheet , which shows relationship between the AC swing-limiting resistor and the peak-to-peak voltage swing when the DAC load resistors (Rb)  are 50 ohms.  We typically put a 100 ohm resistor. This provides a 100 ohm termination to the filter and also allows us to scale down the DAC's 2Vpp full-scale voltage down to 1Vpp.
 
 
The Modulator input level is calculated by using the value of this shunt resistor along with the  filter loss :
 
 
Modulator Input level [Vp_p] =  DAC output level[Vp_p] x RS /[2 x RB + Rs] x 10^(Filter Loss[dB]/20 )
 
Modulator Input level [Vrms] =  Modulator Input level [Vp_p]/2  x 10^( - signal CFR[dB]/20 )
 
Modulator Input level[dBV] = 20 x Log(Modulator Input level [Vrms])
 
 
The Modulator Output Level in dBV unit  is calculated by adding the modulator voltage gain, and converted to power units at 50 ohm .
 
 
Modulator output level[dBV] =  Modulator Input level[dBV] + Modulator Voltage Gain[dB]
 
 
This dBV value can be converted to dBm by adding 13 (in a 50 ohm system)
 
Modulator output level[dBm] = Modulator output level[dBV] + 13
 
 
The above example shows a +1.08dBm modulator output power for  1Vp_p sine wave input and -2.9dB modulator  voltage gain.  This comes in almost equal to the measured modulator output power  (1.05dBm output power from  ADL5375 at 2140 MHz).
Attachments:
DAC-ModulatorGainCalculations2.xls
  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
Parents
  • igor.halas
    igor.halas over 10 years ago

    Dear Sirs

    I think you have a mistake in calculation.

    Modulator Input level [Vrms] =  Modulator Input level [Vp_p]/2  x 10^(signal CFR[dB]/20 )

    What you calculate here is not RMS value but PEAK value.

    If you want RMS value it has to be:

    Modulator Input level [Vrms] =  (Modulator Input level [Vp_p]/2) x (sqrt(2)/2)  x 10^(signal CFR[dB]/20 )

    Also calculation with Full scale current you have to be really careful. Because for example from datasheet of AD9125:

    The DAC full-scale output current (IOUTFS) is nominally 20 mA. The output currents from the IOUT1P/IOUT2P and IOUT1N/ IOUT2N pins are complementary, meaning that the sum of the two currents always equals the full-scale current of the DAC.

    So it means in calculation you have to take into account and

    DAC output level[Vp_p]= 2 x RB  x IFS  X  10^(Digital Back Off[dBFS]/20 )

    leads to:

    DAC output level[Vp_p]= 2 x RB  x (IFS/2)  X  10^(Digital Back Off[dBFS]/20 )

    http://www.analog.com/static/imported-files/application_notes/AN_912.pdf

    Otherwise yours calculation is "improved" by ~6dB (I'm not 100% sure, if I'm wrong just let me know)

    BR

    Igor

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
  • THA
    THA over 10 years ago in reply to igor.halas

    Hello Igor,

    We can generalize the relationship between V_peak and V_rms for any type of signal with signal CFR. If it is CW(sinewave), CFR is 3 [dB] and V_rms is 1/sqrt(2) * V_peak. Let's drive the equation below.

    Signal CFR [dB]= 10*log(P_peak/P_rms) = 10*log(V^2_peak / V^2_rms)=20*log(V_peak /V_rms)

    V_peak/V_rms = 10^(signal CFR[dB]/20)

    V_rms = V_peak * 10^( - signal CFR[dB]/20) , V_peak = Vp_p/2

                = Vp_p/2 * 10^( - signal CFR[dB]/20)

    There is typo at sign assuming signal CFR[dB] is positive number. I will put negative sign at original one and correct it. And at the DAC output swing level, when we set IFS at 20mA, IOUT1P+IOUT1N is 20mA(when IOUT1P is 20mA, IOUT1N is 0mA, for example). Voltage swing level at each IOUT1P or IOUT1N is RB*IFS*10^(Digital Bask Off[Dbfs]/20) and Voltage[Vp_p] between IOUT1P and IOUT1N is 2 times to each. So the equation is correct.

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
Comment
  • THA
    THA over 10 years ago in reply to igor.halas

    Hello Igor,

    We can generalize the relationship between V_peak and V_rms for any type of signal with signal CFR. If it is CW(sinewave), CFR is 3 [dB] and V_rms is 1/sqrt(2) * V_peak. Let's drive the equation below.

    Signal CFR [dB]= 10*log(P_peak/P_rms) = 10*log(V^2_peak / V^2_rms)=20*log(V_peak /V_rms)

    V_peak/V_rms = 10^(signal CFR[dB]/20)

    V_rms = V_peak * 10^( - signal CFR[dB]/20) , V_peak = Vp_p/2

                = Vp_p/2 * 10^( - signal CFR[dB]/20)

    There is typo at sign assuming signal CFR[dB] is positive number. I will put negative sign at original one and correct it. And at the DAC output swing level, when we set IFS at 20mA, IOUT1P+IOUT1N is 20mA(when IOUT1P is 20mA, IOUT1N is 0mA, for example). Voltage swing level at each IOUT1P or IOUT1N is RB*IFS*10^(Digital Bask Off[Dbfs]/20) and Voltage[Vp_p] between IOUT1P and IOUT1N is 2 times to each. So the equation is correct.

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
Children
No Data
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.