groupUrl: https://ez.analog.com/rf/
Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • A2B
    • Aerospace and Defense (ADEF)
    • Amplifiers
    • Analog Microcontrollers
    • Analysis Control Evaluation (ACE) Software
    • Audio
    • Clock and Timing
    • Condition-Based Monitoring
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power Management
    • Precision Technology Signal Chains
    • Processors and DSP
    • Reference Circuits
    • RF and Microwave
    • Signal Chain Power (SCP)
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • About EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
RF and Microwave
RF and Microwave
Documents FAQ: Calculating the Output Power of DAC/IQ Modulator Combination
  • Q&A
  • Discussions
  • Documents
  • File Uploads
  • Tags
  • Managers
  • More
  • Cancel
  • New
RF and Microwave requires membership for participation - click to join
  • +Documents
  • +FAQs on RF Switches & Attenuators
  • 'Must Knows' about ADI's family of Hittite PLL+VCO and Clock Timing products
  • AD8318 Temperature sensor output characteristic
  • AD8345 Pout vs. Vinbb Transfer Function
  • AD8361 RMS Responding RF Detector - Overdrive Recovery
  • AD8363: Using INHI vs. INLO for Wideband Applications
  • AD8364 Operation at 2.7 GHz
  • AD8361 Output Offset Voltage
  • ADC Noise Figure in ADIsimRF
  • ADF4107: Phase noise
  • ADF4150, ADF4150HV, and ADF4151 evaluation board control software source code
  • ADF4150, ADF4151, ADF4150HV, ADF4152HV evaluation boards software
  • ADF4155 evaluation board control software
  • ADF4158 and ADF4159 - Glitches when changing frequency
  • ADF4350 and ADF4351 Common Questions Cheat Sheet
  • ADF4350 and ADF4351 evaluation board files
  • ADF4350 S-parameters
  • ADF4355-2 and ADF5355 Evaluation Board User Guides (Preliminary)
  • ADF4360-x evaluation boards' control software source code
  • ADF9010 software
  • ADL5390 Low-End Input Frequency Limit
  • ADL5511 Response to a Multi-Carrier Signal
  • ADL5511 VRMS and VENV Response Time to VPOS Turn-On
  • ADL5601/2: Replacing Wirewound inductors with multilayer chip inductors
  • ADL5902 Vout Variation vs. Supply Voltage
  • Calculating VSWR using dual Linear-in-dB RMS Detecto
  • Changing the ADF410X output channel without a glitch?
  • Command line register writer for CyUSB PLL evaluation boards
  • connecting output of AD9854 DDS to ADL5375-05 modulator
  • Digital Lock Detect output from the ADF4106 is not indicating lock correctly, why?
  • Explain how the ADF41XX datasheet PLL noise is specified?
  • FAQ on Hittite Microwave RF/MW Amplifiers from ADI
  • FAQ: 1/f Noise for the ADL5387, ADL5382, and ADL5380
  • FAQ: AD8302 Gain and Phase with no Input Signal
  • FAQ: AD8302 Gain/Phase Detector, Response to Modulated Signals
  • FAQ: AD8302 Gain/Phase Detector: Operation as a Frequency Discriminator
  • FAQ: AD8309 Limiter impedance
  • FAQ: AD8309 Limiter output swing
  • FAQ: AD8340, AD8341, and ADL5390 Vector Modulators: IBBP, IBBM, QBBP, and QBBM Input Impedance to Ground
  • FAQ: AD8348 and ADL5387 maintains performance at low frequencies
  • FAQ: AD8362 RMS Detector: Equations for RMS Averaging Capacitor and Corner Frequency of Offset Control Loop
  • FAQ: AD8370 dc coupled with dual supplies
  • FAQ: ADF4153 DLD ( Digital Lock Detect )
  • FAQ: ADL5380 Performance below 400 MHz.
  • FAQ: ADL5511 No Connect (NC) Pins
  • FAQ: ADL5801 Low Frequency Operation
  • FAQ: ADL5801 Mixer Performance when driven single-ended on both its RF and LO ports
  • FAQ: ADL5802 Low Frequency Operation
  • FAQ: ADL5902 Part-to-Part Supply Current Variation
  • FAQ: ADL5902 RMS Detector Output Voltage Clamping for High Input Power Levels
  • FAQ: ADL5902 RMS Detector: Operation at Frequencies greater than 5.8 GHz
  • FAQ: AGC Response Time of AD8368 VGA  
  • FAQ: Alternatives to  AD8362 High Range RF RMS Detector
  • FAQ: Are S-parameter files available for ADI's RF/IF gain blocks?
  • FAQ: Baseband Bandwidth of ADL5375 Broadband IQ Modulator
  • FAQ: Calculating the Output Power of DAC/IQ Modulator Combination
  • FAQ: Calculating the Resistor Values to Alter the Slope of a RF Log Amp or RMS Detector
  • FAQ: Can AD8346 be operated at frequencies below 800 MHz?
  • FAQ: Can HMC589 be operated below 4V?
  • FAQ: Can the AD8362 Logarithmic RMS Detector accurately WiMax and LTE?
  • FAQ: Determining the Correct Value for Decoupling(Bypass) and AC-Coupling Capacitors
  • FAQ: Disabling the AD608's Mixer/Amplifier and operating just the Log Amp/Limiter
  • FAQ: Extending the VCO tuning range of the ADF4193 ultra fast settling PLL
  • FAQ: Getting New Devices into ADIsimRF
  • FAQ: HMC Microwave Frequency Dividers by Analog Devices
  • FAQ: HMC Phase Frequency Detectors
  • FAQ: How can I avoid startup transients when operating the AD8318 in Controller Mode?
  • FAQ: How can I get the rms detector to accurately detect the power during a pulse modulated signal input?
  • FAQ: How does a serial gain setting get latched into the AD8366?
  • FAQ: How Does the Drain Current of HMC634LC4 change as the Gate Voltage approaches 0V?
  • FAQ: Is it Possible to reduce the gain of the ADL5602?
  • FAQ: Is there a Performance Benefit Associated with Driving the ADL5375 Local Oscillator Input  Differentially?
  • FAQ: Long Term Drift of RF Detectors
  • FAQ: Low Frequency Operating Limit for AD8370 Digitally Controlled VGA
  • FAQ: Maximum Junction Temperature of AD831
  • FAQ: Measuring the Compression Point (OP1dB) of IQ Modulators
  • FAQ: OP-AMP choice for active PLL loop filters
  • FAQ: Operating RMS Detectors at Low Frequencies
  • FAQ: Operating the AD8362 Evaluation Board at Low Frequencies
  • FAQ: Operating the AD8364 dual RMS Detector at frequencies below 450 MHz
  • FAQ: Operation of AD8375 and AD8376 Digitally Controlled VGAs at Low Frequency
  • FAQ: PLL Normalized phase noise floor and 1/f phase noise
  • FAQ: Reducing the Response Time of an RMS Detector
  • FAQ: RF Connectors used on ADI Evaluation Boards
  • FAQ: RF Detector Recommendations
  • FAQ: S-Parameters
  • FAQ: The ADL5240_ADL5243 DSA control interface voltage thresholds and Byte(8 bits) opeation
  • FAQ: The Ultimate Guide to the ADF5355 Microwave Wideband Synthesizer
  • FAQ: Thermal Resistance of LFCSP packages used in ADL5370/1/2/3/4/5 Modulators
  • FAQ: Typo Error at ADL5373/4/5 datasheet
  • FAQ: Understanding ADL5380 IQ Demodulator EVM Performance Plots
  • FAQ: Using Standard S-Parameter Files In Eagleware(Genesys)
  • FAQ: We have several AD8361s and all exhibit different levels of output voltage with no RF signal present. Is this normal?
  • FAQ: What are the precautions to prevent latch-up on the AD8375?
  • FAQ: What is the AGC loop settling time of the AD8347 for a pulsed RF input?
  • FAQ: What is the Channel To Channel Isolation of the ADRF6520. 
  • FAQ: What is the insertion phase change of the ADL5330 as the gain control voltage is varied?
  • FAQ: What is the low frequency operating limit for ADL5385 and ADL5386?
  • FAQ: When I adjust the dc bias level on the I and Q inputs of my IQ Modulator, I see no change in the LO Leakage. What am I doing wrong?
  • FAQ: When I use the Auxiliary DACs to compensate for IQ Mod LO Leakage, what resistor tolerance should I use?
  • FAQ: Why do you typically recommend using a 10uF series capacitor at the baseband output of an IQ demodulator?
  • FAQ: Why use a PLL architecture that supports High Voltage VCOs?
  • FAQ:  How should I terminate the RFoutA and RFoutB pins on the ADF4350?
  • FAQ:  I cannot load the ADF7021-N .txt file generated by SRD Design Studio into the evaluation tool.
  • Frequency Hopping with Hittite PLLVCO's
  • Gerber files for the HMC778LP6CE evaluation board
  • HMC-ABH241 : Die Related- Queries
  • HMC1020 SCI1-4 Configurations
  • HMC292A HMC292 Additional Data
  • HMC451 pHEMT process
  • HMC557A additional data
  • HMC558A addtional data
  • HMC685LP4 Additional Data
  • HMC686LP4/686LP4E Addtional Data
  • HMC773ALC3B additional data
  • HMC832LP6GE vs HMC830LP6GE comparison
  • How Can  I View Gerber files?
  • How do I obtain a footprint for ADI components?
  • How do I use the SPI Mode Selection feature on HMC PLL's & PLLVCO's?
  • Int-N PLL evaluation boards' control software source code
  • Looking for a High Range RF RMS Detector that will Operate at Low Input Frequencies
  • LTC694x Loop Filter Design and Simuation
  • On the HMC611LP4, how does the temperature sensor pin (Pin 3) work?
  • Opening the .pcb file in the Gerber folder of HMC624ALP4E
  • Operating the ADL5535/6 with a lower value of choke inductor
  • Phase detector of the HMC807LP6CE does not work - 3
  • Phase resync, phase programmability and phase coherence between multiple Fractional-N PLLs
  • PLL USB adapter board not connecting/programming
  • Problem Installing ADIsimRF Rev. 1.7
  • Pulse Response of Linear-in-dB RMS Detectors with no RMS Averaging Capacitor Present
  • Q: What happens to the PLL when the REFIN is removed ?.
  • Question about HMC406MS8G
  • Re: ADL5380 DSB NF Measurement
  • Replacing ADF4001 with ADF4002
  • RF & Microwave INTRO
  • RF Detector Flatness vs. Frequency
  • RF Detector Overdrive
  • S-Parameters for ADL5511 RF Input
  • S-Paramters for a RMS-responding RF Detectors
  • Solution: Mixer output noise with ADL5802 Demo Board - varying Supply Current
  • Switching an RF Detector between Measurement Mode and Controller Mode
  • Temperature Drift of IQ Modulator LO Leakage after Calibration at 25 degC
  • The ADL5336 has a low frequency oscillation.  How do I fix this?
  • Threshold voltage to disable the ADL5801/2
  • Video: Using ADIsimPLL to simulate frequency ramps on the ADF4158
  • What is the Group Delay of the AD8340 and AD8341?  How does is change over gain?
  • What is the recommended Write Sequence for the ADF41XX after power-on?;
  • What is the tuning port capacitance and modulation bandwidth for the HMC587LC4B?

FAQ: Calculating the Output Power of DAC/IQ Modulator Combination

Q.
How do you Calculate the Output Power of DAC/IQ Modulator Circuit?
 
A. 
IQ Modulator gain and is commonly specified as dB voltage gain. It is not that meaningful to talk about IQ Modulator power gain since these devices generally have high input impedances on their I and Q input (this would result in infinte power gain). In the case of DACs, we generally do not talk about gain; instead, we specify the full-scale output voltage swing. To complicate matters further, the impedance levels change as you move from the DAC output (usually a 100 ohm load) to the modulator input (usually terminated with 100 ohms on I and 100 ohms on Q), to the modulator output (50 ohm single-ended load).
 
To calculate the modulator output power, let’s do the calculation in the voltage domain. Once we have the final output voltage we will convert it into dBm assuming a 50 ohm load.
 
The spreadsheet below which can be downloaded,  allows calculation of output power based on the DAC's Digital Backoff level[dBFS], the signal's Crest Factor[dB] or peak-to-average ratio, the DAC's full-scale current[mA],  the baseband filter loss[dB],  DAC load resistors and filter  termination resistors and modulator voltage gain dB. As an output, it provides the DAC output level, Modulator input level, and Modulator output level (peak and rms).

*1  RB sets the DAC's full-scale peak-to-peak swing and the DAC's output bias level

*2  Shunt resistor RS scales down the DAC's peak-to-peak voltage without affecting the bias level

*3 The "DAC Peak Back-Off" refers to how close the peaks of the DAC's output signal come to the DAC's full-scale output voltage

*4 The Crest Factor that is inputted sets the backoff level between the DAC Peak Output Level and the RMS Level of the carrier

Therefore:      DAC Fullscale Level = RMS Level + Crest Factor + DAC Peak Back-Off

In general, the signal peaks need to be backed off from the DAC's full-scale level by a few dB. The amount of back-off required depends on the desired/acceptable signal distortion

*5 Modulator Voltage Gain is defined as the dB difference between the voltage level on the I or Q input (generally these are equal) and the RF Output

 

At digital domain, signal is scaled  down to prevent signal distortion from peak-to-average ratio(Crest Factor). And  DAC output swing level is determined by Full scale current and DAC Load Resistors(RB).  So Differential peak-peak Voltage and RMS Voltage at DAC Output is calculated by:

 
DAC output level[Vp_p]= 2 x RB  x IFS  X  10^(Digital Back Off[dBFS]/20 ) 
 
DAC output level[Vrms] = DAC output level[Vp_p] /2 x 10^(- signal CFR[dB]/20 )

 
This calculation is assumes no filter and no shunt resistor(Rs).

 
To ajust the modulator input drive level without adjusting the DAC settings and DAC voltage bias level,  the shunt resistor Rs is adjusted at modulator inputs. Please refer Fig 59 of ADL5375 datasheet , which shows relationship between the AC swing-limiting resistor and the peak-to-peak voltage swing when the DAC load resistors (Rb)  are 50 ohms.  We typically put a 100 ohm resistor. This provides a 100 ohm termination to the filter and also allows us to scale down the DAC's 2Vpp full-scale voltage down to 1Vpp.

 
The Modulator input level is calculated by using the value of this shunt resistor along with the  filter loss :

 
Modulator Input level [Vp_p] =  DAC output level[Vp_p] x RS /[2 x RB + Rs] x 10^(Filter Loss[dB]/20 )
 
Modulator Input level [Vrms] =  Modulator Input level [Vp_p]/2  x 10^( - signal CFR[dB]/20 )
 
Modulator Input level[dBV] = 20 x Log(Modulator Input level [Vrms])

 
The Modulator Output Level in dBV unit  is calculated by adding the modulator voltage gain, and converted to power units at 50 ohm .

 
Modulator output level[dBV] =  Modulator Input level[dBV] + Modulator Voltage Gain[dB]

 
This dBV value can be converted to dBm by adding 13 (in a 50 ohm system)
 
Modulator output level[dBm] = Modulator output level[dBV] + 13

 
The above example shows a +1.08dBm modulator output power for  1Vp_p sine wave input and -2.9dB modulator  voltage gain.  This comes in almost equal to the measured modulator output power  (1.05dBm output power from  ADL5375 at 2140 MHz).
Attachments:
DAC-ModulatorGainCalculations2.xls
  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
  • THA
    THA over 10 years ago in reply to igor.halas

    Hello Igor,

    We can generalize the relationship between V_peak and V_rms for any type of signal with signal CFR. If it is CW(sinewave), CFR is 3 [dB] and V_rms is 1/sqrt(2) * V_peak. Let's drive the equation below.

    Signal CFR [dB]= 10*log(P_peak/P_rms) = 10*log(V^2_peak / V^2_rms)=20*log(V_peak /V_rms)

    V_peak/V_rms = 10^(signal CFR[dB]/20)

    V_rms = V_peak * 10^( - signal CFR[dB]/20) , V_peak = Vp_p/2

                = Vp_p/2 * 10^( - signal CFR[dB]/20)

    There is typo at sign assuming signal CFR[dB] is positive number. I will put negative sign at original one and correct it. And at the DAC output swing level, when we set IFS at 20mA, IOUT1P+IOUT1N is 20mA(when IOUT1P is 20mA, IOUT1N is 0mA, for example). Voltage swing level at each IOUT1P or IOUT1N is RB*IFS*10^(Digital Bask Off[Dbfs]/20) and Voltage[Vp_p] between IOUT1P and IOUT1N is 2 times to each. So the equation is correct.

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
  • igor.halas
    igor.halas over 10 years ago

    Dear Sirs

    I think you have a mistake in calculation.

    Modulator Input level [Vrms] =  Modulator Input level [Vp_p]/2  x 10^(signal CFR[dB]/20 )

    What you calculate here is not RMS value but PEAK value.

    If you want RMS value it has to be:

    Modulator Input level [Vrms] =  (Modulator Input level [Vp_p]/2) x (sqrt(2)/2)  x 10^(signal CFR[dB]/20 )

    Also calculation with Full scale current you have to be really careful. Because for example from datasheet of AD9125:

    The DAC full-scale output current (IOUTFS) is nominally 20 mA. The output currents from the IOUT1P/IOUT2P and IOUT1N/ IOUT2N pins are complementary, meaning that the sum of the two currents always equals the full-scale current of the DAC.

    So it means in calculation you have to take into account and

    DAC output level[Vp_p]= 2 x RB  x IFS  X  10^(Digital Back Off[dBFS]/20 )

    leads to:

    DAC output level[Vp_p]= 2 x RB  x (IFS/2)  X  10^(Digital Back Off[dBFS]/20 )

    http://www.analog.com/static/imported-files/application_notes/AN_912.pdf

    Otherwise yours calculation is "improved" by ~6dB (I'm not 100% sure, if I'm wrong just let me know)

    BR

    Igor

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
  • rajharvijay@yahoo.com
    rajharvijay@yahoo.com over 10 years ago

    Do you have similar calculations done for ADL5811 mixer driving AD9255 ADC as predistortion receiver?

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.